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ABSTRACT
The development of the synchronous generator in the late 19th century was a
catalyst for the energy revolution of the 20th century. Charles Fortescue's paper
demonstrating that unbalanced phasors could be expressed as a symmetrical set of
balanced phasors was the match that lit the fire of this energy revolution. This paper is
regarded as the one of the most important papers written in the 20th century and it has laid
the foundation for how every single utility in the world performs fault analysis. The
underlying assumptions in this analysis are that the faulted system is linear, which means
sources can be represented by a Thevenin model. And secondly, load currents can be
neglected compared with fault currents. However, times are changing, and so must our
methods of fault analysis.
Over the past 30 years the price of fossil fuels, climate change awareness, and
efficiency of non-conventional methods of generation such as wind and solar have all
increased drastically. This paired with progressive policymaking using tax breaks and
renewable quotas, has begun another revolution in the power industry. Wind and solar are
growing at an accelerating rate and this growth is causing waves amongst utilities. These
resources use inverters to create AC waveforms on the grid. The primary problem with
the proliferation of inverter-based resources is that almost all of them limit the amount of
current they can output during a fault scenario to protect their internal components such
as MOSFETs and IGBTs. In addition, most inverters connecting solar generators and
Type IV wind turbine generators block negative sequence currents. This means an
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inverter-based resource (IBR) cannot be modeled as a linear source. Due to the low fault
contribution, the practice of neglecting load currents in fault analysis also comes under
scrutiny.
As IBRs reach higher rates of penetration (and in the case of certain microgrids,
100% penetration) traditional ways of carrying out fault analysis and standard protection
schemes will prove to be incapable of achieving their performance objectives. This
research will focus on developing new ways to perform fault analysis by using an
iterative method to accommodate the behavior of nonlinear sources. The approach will be
based on recommendations developed by Working Group C24 of the IEEE Power System
Relaying and Control Committee (PSRCC) [1]. The approach uses linearization of the
output characteristics of IBRs over a range of terminal voltages provided by the
manufacturer, which allows for control-agnostic modeling. Results will be validated with
the same system simulated in electromagnetic transient program (EMTP), using PSCAD
software.
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Chapter 1
Introduction and Literature Review

1.1 Motivation

Many states in the USA are imposing new policies mandating utility generation
portfolios maintain a certain percentage of renewable generation. Many states set
“reasonable” targets, such as Virginia who set a goal of 15% renewable generation by
2025. But many other states set much more progressive goals such as California and
Hawaii who want 100% renewable generation by 2045 [1]. These goals are easy to write
on paper but the politicians setting them are naïve to the issues are associated with
creating a grid comprised entirely of renewable energies.
This can cause issues with current protection schemes as conventional generators
often output 3-4 times rated current during a fault where inverters only output the
maximum current allowed by its internal software [2]. This is usually in the range of 1.11.5 times rated current during a fault and only positive sequence current as most
commercial inverters lack the ability to output negative sequence current during faults
[3].
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Figure 1.1: Map showing states requiring renewable portfolio standards [NCSL]

Bulk power systems are often modelled in the phasor-domain by utilities. This
software was never designed to model the inherently non-linear nature of fault response
by inverters. They can no longer be modelled as a voltage source behind an impedance. A
new method of modelling inverters in phasor-domain software will be discussed, tested,
and simulated in this thesis.

1.2 Phasor-Domain Analysis

In 1918 Charles Fortescue wrote a paper titled “Method of Symmetrical Co-
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Ordinates Applied to the Solution of Polyphase networks” that revolutionized how power
system analysis was performed. He formulated a way to represent an unbalanced set of
phasors as a symmetrical set of balanced phasors. This formulation can be applied to any
set of n-phasors but in the case of the modern power grid it can be applied to voltages and
currents of the three phases, A, B, and C to formulate three symmetrical phasors
(positive, negative, and zero sequence) [4].
Utilities often use phasor-domain software to model their bulk power systems
and determine load flow. These softwares use iterative solution methods such as GaussSeidel or Newton-Raphson methods to determine the state of the of system. To analyze
systems under fault these softwares assume that the faulted system is linear and load
currents can be neglected compared to fault currents. They output system voltages and
currents as phasors at different timeframes after a fault takes place. These timeframes are
defined as the sub-transient, transient, and steady state phases of a fault. This is in
significant contrast with how IBRs behave.
These softwares lack the capability to perform accurate steady state fault analysis
with inverter-based generation. This is because generators are modelled as voltage
sources behind an impedance and this modelling does not hold up for IBRs. IBRs are
beholden to their control schemes and as result, accurate fault analysis can only be done
in Electromagnetic Transient based software.
This lacking capability can cause issues when utilities begin to perform system
planning studies on their grid. If utilities want to have these large renewable portfolios,
they need the ability to perform short circuit analysis with large amounts of IBRs on their
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system. This creates issues for calculating accurate faulted bus voltages and faulted line
flows. This inaccuracy provides problems for selecting circuit breakers, determining
proper control schemes, sizing fuses, and other protective elements in the bulk power
system [5].

1.3 Electromagnetic Transient (EMT) Software
EMT software differs from phasor-domain engines. Phasor-domain simulations
lack the ability to calculate instantaneous values in time. While EMT software cannot
inherently calculate phasor values, these instantaneous values can be transformed into
phasor values via fast Fourier transform (FFT) blocks that are often built into the
commercial version of the program [6]. To accurately gauge how an inverter will behave
during a faulted scenario an EMT software will have to be used, such as PSCAD.
When it comes to modelling and testing inverters, it must be done in an EMT
software. Inverters are comprised of power electronics such as IGBTs and MOSFETs that
switch at ultra-fast frequencies (1-100kHz). These components must be modelled in EMT
software and the time steps should be adjusted accordingly. The software primarily used
in this thesis is PSCAD which is an Electromagnetic Transients including DC (EMTDC)
software.
EMT programs, like PSCAD, can accurately simulate the response of inverters in
the time-domain but this has two primary caveats. The first is that manufacturers are
reluctant to give their inverter models away as all their development is done in house and
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their control schemes are proprietary. The second is that doing a bulk power system study
with hundreds of inverters and generators would be far too computationally expensive for
consulting agencies or even utilities to pay for. This is what makes the ability to develop
an accurate method to model inverters in a phasor-domain setting so desirable [7].

1.4 Inverter Based Generation Vs. Conventional Generation
The fault response of an inverter is heavily dictated by the control strategy as well
as its internal limitations to handle currents higher than the rated values [8]. The fault
response of a synchronous generator is dictated by its internal impedance and pre-fault
voltage (its Thevenin equivalent). The conventional generator’s predictable fault behavior
is what makes it ideal for phasor-based programs as it allows the software to just add the
generator as a value in the admittance matrix and then it can easily be solved as a linear
system, the size of which is defined by the number of buses.
This is not the case for inverters. The semiconductor switches within an inverter
have a low thermal inertia. This limits the current that can be pushed through them,
ultimately limiting the total fault current produced by an inverter. This limit is usually
within the 1.1-1.5 times the rated current. The fault contribution of a conventional
generator is usually 3-10 times the rated current. This creates an issue because as
renewable penetration increases overall fault currents will decrease. This will cause
issues with overcurrent-based protection because fault currents will slowly start to
resemble load currents as less conventional generation appears on the grid [8].
As penetration increases, so do the number of the requirements and standards
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created for inverters. As of 2018 there are four different control modes required for
“Smart Inverters”: constant power factor, Volt/VAR with reactive power priority, active
power-reactive power, and constant reactive power mode. California also requires
Volt/VAR with real power priority mode. All these inverter modes would have different
fault responses. As a result, it is imperative that these fault responses be able to be
quickly calculated in phasor-based software so their responses can be measured in faulty
scenarios [7].

Figure 1.2: Comparing Fault currents of conventional generation to inverter-based generation

The difference between conventional generation and inverter-based generation can
easily be seen in Figure 1.2. For reference, a fault occurs at 2 seconds. The pre-fault load
current can be seen to be ~1.0 p.u in both cases but the conventional generator settles at
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~3.5 p.u compared the inverter which settles at 1.1 p.u.

1.5 Simulation Goals
The goal of the simulations is to follow the general algorithm and table gathering
methods proposed in [9]. The tables will be formed using the EMTP model of an inverter
developed at Clemson, as well as using the control logic of a Siemens-Gamesa inverter
described in [9]. A sample table is shown in Table 1.1. The various voltage magnitudes
are achieved by creating a fault some point on the system and increasing the fault
resistances to the necessary values to get to a voltage level at the inverter terminals
approximately equal to these decile amounts. Then record the associated per-unit current
at the inverter terminals and the angular difference between the voltage and current.
This will be documented at one, three, and five cycles after the fault . If one were
to equate this table to a conventional generator’s settings, then the inverter’s fault
response after one cycle would equate to the generator’s sub-transient period. Three
cycles would be the generator’s transient period and five cycles would be the generator’s
steady state fault period. This can vary from inverter to inverter and may require longer
amounts of time for a steady state to be achieved. It can also depend on the control mode
of the inverter.
The goal is to use this tabular as a piecewise linear equation and use an iterative
algorithm as a backbone to the conventional fault-analysis to converge upon the correct
solution. Table 1.1 shows an unfilled table for a three-phase to ground fault. A table will
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be developed for each form of fault: three-phase to ground, single-line to ground, line to
line, and line to line to ground fault. This would be done for the positive sequence
contribution and for the case of grid forming inverters, negative sequence contribution.
The ultimate goal of this research is to be able to develop an iterative solution method
that can take the data provided by any manufacturer and perform steady state fault
analysis by treating the inverter as a voltage dependent current source.
The advantages, limitations, and difficulties of this approach will be studied. The
thesis is organized to build an understanding of the system that will be used to develop
the aforementioned iterative method. Chapter 2 aims to lay out the overall system and
design choices that were made. This system will also be scrutinized in order to determine
the accuracy of the models developed in PSCAD. Chapter 3 will discuss the algorithm
overview and how it will be implemented. It will also discuss how the tabular data will be
collected and utilized within the algorithm. Chapter 4 will conclude the thesis and discuss
possibilities for future work within the scope of this research.

Positive Sequence: Three Phase to Ground Fault
After 1 Cycle
After 3 Cycles
After 5 Cycles
Magnitude [pu]
Angle [deg]
Magnitude [pu]
Angle [deg]
Magnitude [pu]
Angle [deg]
Vp
Ip
∠Vp-∠Ip
Vp
Ip
∠Vp-∠Ip
Vp
Ip
∠Vp-∠Ip
0.0000
0.0000
0.0000
0.1000
0.1000
0.1000
0.2000
0.2000
0.2000
0.3000
0.3000
0.3000
0.4000
0.4000
0.4000
0.5000
0.5000
0.5000
0.6000
0.6000
0.6000
0.7000
0.7000
0.7000
0.8000
0.8000
0.8000
0.9000
0.9000
0.9000
1.0000
1.0000
1.0000

Table 1.1: Ideal Table
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Chapter 2

Construction, Modelling, and Analysis of the Test
System

2.1 – System Layout and Design Choices

It was decided to choose a test system that serves as a proof-of-concept. A 2-bus
system with an interconnecting balanced transmission line was developed so that power
flow and fault analysis solutions could be worked out by hand as well as simulated to
ensure the quality of the results using this newly developed iterative method. Using a
larger system would make it difficult to validate the results, as the available commercial
short circuit analysis software were not equipped to model inverter behavior in the
analysis.
Three different systems were developed, differentiated by the choice of sources
on both sides – sending end (SE) and receiving end (RE). The first being the base system,
which consists of 2 conventional Thevenin sources. The second consists of a gridfollowing inverter at the RE and a conventional source at the SE. And the third consists
of a grid-following inverter at the RE and a grid-forming inverter at the SE. Each of these
three systems can be seen in the following 3 subsections and can be seen in Figure 2.1,
Figure 2.2, and Figure 2.3
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All the values in the figures are per-unitized. Base values chosen for per unit
conversion are 100 MVA, 230 kV for the transmission line and 100 MVA, 15 kV for the
sources. The system contains 3 buses, 2 buses with generating units interfacing a
transmission line using a step-up transformer. Each of these transformers are rated at 100
MVA and have an equivalent impedance of 0.08∠80° p.u. and 0.1∠80° p.u., respectively.
These transformers reflect nominal impedances of large interfacing transformers that are
common in the industry. For example, ABB manufactures a 100 MVA transformer that
has a 9% short circuit impedance from the rated tap [10]. The impedance was designed to
be partially resistive as transformers often have winding resistance.
Halfway between the two buses is a “Bus” F which is a representation of where
the fault occurs (50% down the transmission line). The transmission line is transposed
and has a positive and negative sequence impedance of 1.004∠71.57° Ω/mile which
converts to 0.0006+j0.0018 p.u./mile and a zero-sequence impedance of 2.849∠68.19°
Ω/mile which converts to 0.002+j0.005 p.u./mile. With a total length of 100 miles this
brings the total equivalent impedance of the entire length of the line to 0.06+j0.18 for the
positive/negative sequence and 0.2+j0.5 p.u. for the zero sequence. Charging capacitance
of line is neglected in this study because charging currents are negligible during fault due
to low system voltages.
A balanced, three phase constant impedance load was decided upon, as power
system loads behave as constant-impedance at low voltages created during faults.
Positive sequence impedance is determined by (1.1). Then the admittance is determined
simply by inverting this impedance [11].
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1
ZLoad
=

1
|VBus
|
2
*
S3Φ

2

=432.2∠36.87° Ω=0.8∠36.87 p.u.

(1.1)

2.1.1 – Base Case – No Inverters
The conventional generators are modelled as a voltage source behind an
impedance. The source impedances are modelled as inductors. The conventional voltage
sources in PSCAD have 3 primary control methods: fixed, external, and automatic. Fixed
control allows the user to set the L-L RMS voltage magnitude, frequency, and phase
angle of the generator. External allows the user to implement control loops and change
the voltage, frequency, and angle of the source in real time. Automatic control allows the
user to control the voltage and angle of the source to regulate the voltage at a remote bus
(e.g. after a transformer) [12].
The fixed control mode was used for the results presented further in this paper.
The pre-fault voltages were fixed using this mode to match with the power flow results
for this system.

Figure 2.1: 2 Bus System with Conventional Voltage Sources
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2.1.2 – Primary Test Case – One Grid-Following Inverter
In the primary test case, shown in Figure 2.1, the conventional source behind T2
is replaced with a grid-following inverter rated at 100MVA and 15kV L-L. The inverter
was developed at Clemson University. It utilizes proportional resonant (PR) control
instead of the conventional proportional integral (PI) control. This allows the inverter to
limit its current output quicker and makes it less computationally expensive because a PI
controlled inverter requires the voltages and currents to be converted into the
synchronous reference frame (dq coordinates) and back [13].
In [13] a detailed switching model was developed and an “average switching
model” was mentioned in the conclusion as a portion of the future work. This average
model was developed, and it is what was decided to be used for this research as the
detailed model is computationally expensive. The reason for this decision will be
mentioned in Chapter 3 as the necessity of shorter simulation times for tabular data
collection will be shown.
The overall control architecture for the inverter(s) can be seen in Figure 2.4. The
primary form of control for both the grid-forming and grid-following inverters is PQ
droop control. This design allows inverters to operate in parallel and share power
seamlessly. The grid-following inverter suppresses negative and zero-sequence currents.
∗
It does this by comparing the reference voltage 𝑣𝑎𝑏𝑐
to the output voltage 𝑣𝑎𝑏𝑐 . Then this

comparison is decomposed into positive, negative, and zero sequence components using
∗
the sequence extractor block. Then the positive sequence reference currents 𝑖𝑎𝑏𝑐
are

12

Performing Steady State Fault Analysis in the Phasor Domain using Inverter Based Resources

compared against the output currents 𝑖𝑎𝑏𝑐 to suppress the negative sequence currents
[13].

Figure 2.2: 2 Bus System with a Grid Forming Inverter

2.1.3 – Secondary Test Case – 100% Inverter Penetration
The grid forming inverter doesn’t inhibit negative-sequence currents. This allows
it to stabilize voltages in islanded scenarios, which occurs in the case shown in Figure
2.3 in this study. The current values are limited to avoid reaching the thermal limits of the
various semiconductor switches within the inverter. This is achieved by extracting the
∗
RMS values of 𝑖𝑎𝑏𝑐
and 𝑖𝑎𝑏𝑐 and the maximum value of each phase is compared to the

current limit that has been set in the settings [13]. For this research the limit for the gridfollowing is 1.1 times and the grid-forming is 1.5 times the rated current [8].
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Figure 2.3: 2 Bus System with a Grid-Following and Grid Forming Inverter

This limited current then goes through an LCL filter to filter out harmonics and
gets sent to the point of common coupling (PCC).

Figure 2.4: Control Architecture of the Inverters [13]

2.2 – Ensuring the Accuracy of the Models Pre-Fault Response
The system’s three phase base power was chosen to be 100 MVA. The system’s
base line to line voltage was chosen to be 230 kV on the HV side of the transformer (15
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kV on the LV side). This allows the current base and the impedance base to be calculated
in (2.1) and (2.2).

𝐼𝑏𝑎𝑠𝑒 =

𝑀𝑉𝐴𝑏𝑎𝑠𝑒−3𝛷
√3 ∗ 𝑉𝐵𝑎𝑠𝑒 𝐿𝐿

𝑍𝐵𝑎𝑠𝑒 =

𝑉𝐵𝑎𝑠𝑒𝐿𝐿
√3 ∗ 𝐼𝐵𝑎𝑠𝑒

=

=

100 𝑀𝑉𝐴
√3 ∗ 230 𝑘𝑉

= 251.022 𝐴

230 𝑘𝑉
√3 ∗ 251.022

= 529 𝛺

(2.1)

(2.2)

To ensure the veracity of the PSCAD design the system seen in Section 2.1.1 was
also created in PowerWorld®, a phasor-domain software. This allows for a direct
comparison of pre-fault and faulted values of the systems. To aptly compare the two
models, percent error was used to showcase the difference between the magnitudes of
power-flow data using (2.3). A raw magnitude difference is used to showcase the
difference between angles in Tables 2-4 because the angles are close to zero. A percent
error would make the results seem far apart, though they are close in reality.

𝐴𝑐𝑡𝑢𝑎𝑙 𝑉𝑎𝑙𝑢𝑒 − 𝐸𝑥𝑝𝑒𝑐𝑡𝑒𝑑 𝑉𝑎𝑙𝑢𝑒
𝑃𝑒𝑟𝑐𝑒𝑛𝑡 𝐸𝑟𝑟𝑜𝑟 = |
| ∗ 100%
𝐸𝑥𝑝𝑒𝑐𝑡𝑒𝑑 𝑉𝑎𝑙𝑢𝑒

(2.3)

Measurements were taken 1.9 seconds after starting the simulation. This allows
the simulation to black start and allows the inverters time to settle into a steady state for
the pre-fault scenario. The generator 1 (G1) power output, generator 2 (G2) power output,
bus 1 voltage, bus 2 voltage, and line current between the two buses were used to
showcase the entirety of the power-flow for each model.
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Table 2.1, Table 2.2, and Table 2.3 compares the power-flow data from the
PSCAD model to the PowerWorld model in the pre-fault scenario. Table 2.1 showcases
the similarity between the pre-fault power-flow of the PowerWorld and PSCAD models
of the non-inverter system (Figure 2.1). All the magnitudes are within one percent of
each other and the angles only differ by a maximum of 2.7°. Table 2.2 showcases the
similarity between the pre-fault power-flows of the 1 inverter system (Figure 2.2). The
magnitudes are under 0.7% of the PowerWorld power-flows apart from the G2 power
output but this is because a conventional generator is being replaced by an inverter and
the difference is within reason. The angles also differ by a slightly larger amount (3.6°
maximum). Table 2.3 follows a similar pattern to Table 2.2 in that the conventional
voltage sources replaced by inverters differ in magnitude by approximately 2%. The
angles differ by a larger amount, but the power-flow differences are within reason.

Table 2.1: Power Flow Comparison of the No-Inverter System
Power Flow Comparison of the Two Bus System Without inverter (Phase A)
Power World
PSCAD
Percent Error Difference
Magnitude
Angle
Magnitude
Angle
Magnitude
Angle
G1 Generation (p.u.)
0.3751
10.5221
0.3716
10.8111
0.9331
-0.2890
G2 Generation (p.u.)
1.0098
51.8692
1.0004
51.4735
0.9329
0.3957
Bus 1 Voltage (p.u.)
1.0221
-1.6100
1.0192
-3.9751
0.2837
2.3651
Bus 2 Voltage (p.u.)
0.9922
-5.1700
0.9881
-7.6766
0.4127
2.5066
Line Current 1-2 (p.u.)
0.3654
-10.4865
0.3627
-13.1890
0.7389
2.7025
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Table 2.2: Power Flow Comparison of the One-Inverter System
Power Flow Comparison of the Two Bus System With One Grid Following inverter (Phase A)
Power World
PSCAD
Percent Error Difference
Magnitude
Angle
Magnitude
Angle
Magnitude
Angle
G1 Generation (p.u.)
0.3751
10.5221
0.3733
11.7253
0.4828
-1.2032
G2 Generation (p.u.)
1.0098
51.8692
0.9832
51.3384
2.6362
0.5308
Bus 1 Voltage (p.u.)
1.0221
-1.6100
1.0181
-3.9809
0.3953
2.3709
Bus 2 Voltage (p.u.)
0.9922
-5.1700
0.9859
-7.6764
0.6350
2.5064
Line Current 1-2 (p.u.)
0.3654
-10.4865
0.3639
-14.0990
0.4238
3.6125

Table 2.3: Power Flow Comparison of the Two-Inverter System
Power Flow Comparison of the Two Bus System With Both Inverters (Phase A)
Power World
PSCAD
Percent Error Difference
Magnitude
Angle
Magnitude
Angle
Magnitude
Angle
G1 Generation (p.u.)
0.3751
10.5221
0.3694
11.2567
1.5196
-0.7346
G2 Generation (p.u.)
1.0098
51.8692
0.9896
51.3339
1.9985
0.5353
Bus 1 Voltage (p.u.)
1.0221
-1.6100
1.0175
-4.2189
0.4455
2.6089
Bus 2 Voltage (p.u.)
0.9922
-5.1700
0.9866
-10.1785
0.5615
5.0085
Line Current 1-2 (p.u.)
0.3654
-10.4865
0.3621
-17.5852
0.9039
7.0987

2.3 – Comparing Conventional Fault Calculations to Their
Simulated Counterpart
It is integral that conventional fault calculation be done correctly as it is the basis
for the iterative method of solution that will be discussed in depth in Chapter 3. To
ensure the veracity of the calculations done via MATLAB, they were checked against the
fault currents generated by using PowerWorld. Having an accurate fault current will
permit the calculation of the change in voltage of each bus during fault. This will allow
the calculation of the line currents as well. These calculated line currents will also be
cross-checked against PowerWorld’s simulated values.
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The nodal admittance matrix was developed in (2.4). This admittance matrix is
created for the positive, negative, and zero sequence as certain components differ
between sequences (e.g. the generators and lines). Every element in the admittance
matrix is per-unitized to allow for easier calculation. The admittance matrix is then
inverted to create the impedance matrix in (2.5).

𝑌𝑏𝑢𝑠

𝑌𝐺1+𝑇1 + 𝑌𝑙𝑖𝑛𝑒1−𝐹
−𝑌𝑙𝑖𝑛𝑒1−𝐹
=[
0

−𝑌𝑙𝑖𝑛𝑒1−𝐹
𝑌𝑙𝑖𝑛𝑒1−𝐹 + 𝑌𝑙𝑖𝑛𝑒2−𝐹
−𝑌𝑙𝑖𝑛𝑒2−𝐹

0
−𝑌𝑙𝑖𝑛𝑒2−𝐹
]
𝑌𝐺2+𝑇2 + 𝑌𝑙𝑖𝑛𝑒2−𝐹 + 𝑌𝐿𝑜𝑎𝑑

𝑍𝑏𝑢𝑠 = (𝑌𝑏𝑢𝑠 )−1

(2.4)

(2.5)

2.3.1 – Fault Current Calculations for Each Type of Fault
After all the pre-fault voltages have been per-unitized and the impedance matrices
have been determined for each sequence the fault currents can be determined. Single line
to ground fault (SLGF) occurs when a single phase of a line is shorted to ground.
Assuming the faulted phase is A, the fault current calculations are determined by the
boundary conditions 𝐼𝑏 = 0, 𝐼𝑐 = 0, 𝑉𝑎 = 𝐼𝑎 ∗ 𝑍𝑓 . Following these boundary conditions
and developing an interconnection of sequence diagrams allow for the development of
(2.6).
To satisfy the boundary conditions for a SLGF all three sequence components of
the fault current must be equal and are given by (2.6). The fault occurs at “Bus F” which
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can be seen in Figures 3-5, the Thevenin equivalent with respect to this bus is
represented in the impedance matrices (𝑍𝑏𝑢𝑠 ) in the element (2,2). The three sequence
networks are in series with the fault impedance (𝑍𝑓 ) and each other, resulting in the
denominator seen in (2.6). The “Prefault Voltage” is the phase A voltage seen prior to the
fault [5].
𝐼𝑓0 = 𝐼𝑓1 = 𝐼𝑓2 =

0 (2,2)
𝑍𝑏𝑢𝑠

𝑃𝑟𝑒𝑓𝑎𝑢𝑙𝑡 𝑉𝑜𝑙𝑡𝑎𝑔𝑒
1 (2,2)
2 (2,2)
+ 𝑍𝑏𝑢𝑠
+ 𝑍𝑏𝑢𝑠
+ 3𝑍𝑓

(2.6)

A similar process is followed to develop the fault current equation for the line to
line (LL) fault. But now the boundary conditions for a phase A to B fault require that
𝐼𝑎 = 𝐼𝑏 , 𝐼𝑐 = 0, and 𝑉𝑎 − 𝑉𝑏 = 𝐼𝑎 ∗ 𝑍𝑓 . These boundary conditions can be satisfied by
connecting the positive and negative sequence networks in parallel connected by the fault
impedance. This results in (2.7) [5].

𝐼𝑓0 = 0,

𝐼𝑓1 = −𝐼𝑓2 =

𝑃𝑟𝑒𝑓𝑎𝑢𝑙𝑡 𝑉𝑜𝑙𝑡𝑎𝑔𝑒
𝑍𝑏𝑢𝑠1 (2,2) + 𝑍𝑏𝑢𝑠2 (2,2) + 𝑍𝑓

(2.7)

Again, a similar process is followed to develop the fault current equation for a
line to line to ground (LLG) fault. The boundary conditions for a phase A to phase B to
ground fault require that 𝐼𝑐 = 0 and 𝑉𝑏 = 𝑉𝑐 = (𝐼𝑎 + 𝐼𝑏 ) ∗ 𝑍𝑓 . To satisfy these boundary
conditions (2.8) was utilized [5].
𝐼𝑓1 =

1 (2,2)
𝑍𝑏𝑢𝑠

𝑃𝑟𝑒𝑓𝑎𝑢𝑙𝑡 𝑉𝑜𝑙𝑡𝑎𝑔𝑒
2 (2,2)||(𝑍 0
+ 𝑍𝑏𝑢𝑠
𝑏𝑢𝑠 (2,2) + 3𝑍𝑓 )

1 (2,2)
𝑍𝑏𝑢𝑠
0 (2,2)
1 (2,2)
𝑍𝑏𝑢𝑠
+ 𝑍𝑏𝑢𝑠
0
(2,2)
𝑍𝑏𝑢𝑠
𝐼𝑓2 = −𝐼𝑓1 ∗ 0
1 (2,2)
𝑍𝑏𝑢𝑠 (2,2) + 𝑍𝑏𝑢𝑠

𝐼𝑓0 = −𝐼𝑓1 ∗
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A three phase to ground (ABCG) fault must satisfy the boundary conditions 𝐼𝑎 =
𝐼𝑏 = 𝐼𝑐 and to satisfy this boundary condition only the positive sequence network is used
to calculate the total fault current. This can be seen in (2.9) [5].
𝐼𝑓0 = 0 ,

𝐼𝑓1 =

𝑃𝑟𝑒𝑓𝑎𝑢𝑙𝑡 𝑉𝑜𝑙𝑡𝑎𝑔𝑒
,
𝑍𝑏𝑢𝑠1 (2,2) + 𝑍𝑓

𝐼𝑓2 = 0

(2.9)

To ensure the accuracy of the model developed that will be used in Chapter 3 the
calculated (MATLAB®) and simulated (PSCAD) fault currents were compared to the
fault currents simulated in PowerWorld®. All the faults have a fault resistance of 1 Ω.
Table 2.4 shows the magnitude and angle of the A phase and their respective faults for
the base case shown in Figure 2.1. Again, a percent difference was chosen to showcase
the disparity between the magnitudes and a direct difference was chosen to showcase
disparity between the angles. The values in PSCAD were taken 12 cycles (0.2 seconds)
after the fault occurred to ensure that the system was not in a transient state.
PSCAD differs slightly more than MATLAB, this is primarily due to the
differences in the pre-fault power-flow seen in Table 1.2. This error propagated and is
what created the larger error seen especially in the SLGF (3.9%). Given the concessions
described, the fault currents are acceptable values for both PSCAD and MATLAB.
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Table 2.4: Simulated and Calculated Fault Current Comparison

Zero Inverters
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)
Error
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)

Fault Current (A)
PowerWorld
PSCAD
Fault Current (Phase A)
Fault Current (Phase A)
Magniutde
Angle
Magniutde
Angle
1363.9000 -80.9900
1418.0581
-81.2804
1473.6400 -53.1400
1447.1344
-55.7028
1618.9500 -73.9800
1638.7399
-77.1925
1699.6600 -82.7800
1669.0897
-85.3497
% Error
Difference
3.9708
-0.2904
Expected Values
1.7986
-2.5628
1.2224
-3.2125
1.7986
-2.5697

Matlab
Fault Current (Phase A)
Magniutde
Angle
1345.4690
-82.0456
1431.1038
-55.0546
1583.0384
-74.7999
1698.9486
-82.4541
% Error
Difference
1.3513
-1.0556
2.8865
-1.9146
2.2182
-0.8199
0.0419
0.3259

2.3.2 – Comparison of Simulated and Calculated Faulted Line Currents
The following calculations apply for all the types of faults listed in section 2.3.1
and everything is per-unitized to simplify transformations. A change had to be made to
the calculations for the A-B and A-B-G fault which will be explained in section 2.3.3.
The change in voltage (∆V) for positive, negative, and zero sequence are
determined by a “fault injection” at the faulted bus. In this case, the faulted bus would be
“Bus F” which corresponds to the 2nd element in the fault injection matrix seen in (2.10).
This fault injection is the fault current calculated from (2.6) to (2.9) and is multiplied by
its corresponding impedance matrix from (2.5). This change in voltage is then added to
the pre-fault voltages for their respective sequences seen in (2.11) to see the faulted
voltages for each bus. In a normal, balanced system (such as this case) the pre-fault zero
and negative sequence voltages will be zero.
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0
∆𝑉0 = 𝑍𝑏𝑢𝑠0 [−𝐼𝑓0 ],
0

0
∆𝑉1 = 𝑍𝑏𝑢𝑠1 [−𝐼𝑓1 ],
0

𝑉𝑆𝑒𝑞𝑢𝑒𝑛𝑐𝑒

0
∆𝑉2 = 𝑍𝑏𝑢𝑠2 [−𝐼𝑓2 ]
0

𝑃𝑟𝑒𝑓𝑎𝑢𝑙𝑡𝑉0
∆𝑉0
= [𝑃𝑟𝑒𝑓𝑎𝑢𝑙𝑡𝑉1 ] + [∆𝑉1 ]
∆𝑉2
𝑃𝑟𝑒𝑓𝑎𝑢𝑙𝑡𝑉2

(2.10)

(2.11)

Having the faulted bus voltages allows for the calculation of the faulted line
currents seen in (2.12). This is simply done by subtracting the voltages of the two buses
to determine the voltage across the line-segment and then dividing by the line-segment
impedance to determine line currents for each sequence.
0
0
𝑉𝐵𝑢𝑠1
− 𝑉𝐵𝑢𝑠𝐹
0
𝑍𝐿𝑖𝑛𝑒
0
𝐼𝐿𝑖𝑛𝑒
1−𝐹
1
1
𝑉𝐵𝑢𝑠1
− 𝑉𝐵𝑢𝑠𝐹
1
[𝐼𝐿𝑖𝑛𝑒
]
=
,
1−𝐹
1
𝑍𝐿𝑖𝑛𝑒
2
𝐼𝐿𝑖𝑛𝑒 1−𝐹
2
2
𝑉𝐵𝑢𝑠1
− 𝑉𝐵𝑢𝑠𝐹
2
𝑍𝐿𝑖𝑛𝑒
[
]

0
0
𝑉𝐵𝑢𝑠2
− 𝑉𝐵𝑢𝑠𝐹
0
𝑍𝐿𝑖𝑛𝑒
0
𝐼𝐿𝑖𝑛𝑒
2−𝐹
1
1
𝑉𝐵𝑢𝑠2
− 𝑉𝐵𝑢𝑠𝐹
1
[𝐼𝐿𝑖𝑛𝑒
]
=
2−𝐹
1
𝑍𝐿𝑖𝑛𝑒
2
𝐼𝐿𝑖𝑛𝑒 2−𝐹
2
2
𝑉𝐵𝑢𝑠2
− 𝑉𝐵𝑢𝑠𝐹
2
𝑍𝐿𝑖𝑛𝑒
[
]

(2.12)

To further ensure the veracity of the calculations and simulations, the faulted line
currents calculated in MATLAB and simulated in PSCAD were compared to their
respective PowerWorld values. The results of which can be seen in Table 2.5. The table’s
logic follows what is seen in Table 2.4. The values in both PSCAD and MATLAB are
different to what is seen in PowerWorld, but this is likely to be the error seen in the fault
current propagating throughout the calculations.
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Table 2.5: Simulated and Calculated Faulted Line Current Comparison

Zero Inverters
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)
Error
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)

Line Current 1-2 (A)
PowerWorld
PSCAD
Fault Current (Phase A)
Fault Current (Phase A)
Magniutde
Angle
Magniutde
Angle
835.3600 -76.0926
832.1173
-78.5184
815.5000 -52.4132
802.9827
-54.4203
926.7300 -76.8400
905.6420
-78.9004
891.0400 -81.0034
873.0589
-82.9856
% Error
Difference
0.3882
-2.4258
Expected Values
1.5349
-2.0071
2.2755
-2.0604
2.0180
-1.9822

Matlab
Fault Current (Phase A)
Magniutde
Angle
837.3392
-76.0821
831.8636
-51.0908
926.3506
-74.7576
916.8777
-79.7779
% Error
Difference
0.2369
0.0105
2.0066
1.3224
0.0409
2.0824
2.8997
1.2255

2.3.3 – Notes on LL and LLG (AB instead of BC)
It should be noted that a slight change in the calculations had to be made to
accommodate for the LL and LLG fault as these are AB and ABG faults respectively.
The derivation for these types of faults changes the method slightly. Traditionally for LL
and LLG faults phase A is taken as the reference phase; this results in a BC or BCG fault.
To achieve the results for an AB or ABG fault phase C was made the reference phase.
Taking the C phase value for the reference changes the order of the matrices for
transposition. Instead of the A-B-C ordering it is now C-A-B, matrix A stays the same so
when the matrices are multiplied it follows the form seen in (2.13).
𝑉0
1
[𝑉1 ] = [1
𝑉2
1

1
𝑎2
𝑎

𝑉𝑐
1 −1 𝑉𝐶
1 1
𝑎 ] ∗ [ 𝑉𝐴 ] 𝑜𝑟 𝑐𝑜𝑛𝑣𝑒𝑟𝑠𝑒𝑙𝑦 [ 𝑉𝑎 ] = [1 𝑎2
𝑉𝐵
𝑉𝑏
𝑎2
1 𝑎
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𝑉0
1
𝑎 ] ∗ [𝑉1 ]
𝑉2
𝑎2

(2.13)
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2.4 – Analyzing the Fault Impact of Inverters Added to the
System
To ensure the inverters perform as expected their fault response was recorded and
compared to the Thevenin sources fault response. The results seen in Table 2.6 and
Table 2.7 represent the base case and the other two cases will be compared to these
results to adequately determine if the inverters are behaving as expected. It is important
to note that T1 is a ∆-Yg transformer and as a result there is no zero-sequence current
flowing in the LV side for any type of fault (seen in Table 2.7). It is also important to
note that T2 is a Yg-Yg transformer and as a result there is zero sequence current on the
LV and HV side in SLGF and LLGF.

Table 2.6: Phase A Fault Current Magnitudes of Base Case

Fault Current (Phase A)

Zero Inverters

Magniutde
1418.0581
1447.1344
1638.7399
1669.0897

A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)
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-81.2804
-55.7028
-77.1925
-85.3497
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Table 2.7: Base Case Sequence Currents on HV and LV side of Transformers

Zero Inverters
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)

Zero Inverters
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)

Zero Inverters
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)

Zero Inverters
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)

LV Side of Transformer 1
Positve Sequence
Negative Sequence
Magnitude (A)
Angle
Magnitude (A)
Angle
4327.60
-37.14
3683.28
-114.99
6996.40
-47.93
6523.92
-59.09
8587.78
-48.49
4934.20
-60.93
13409.56
-53.23
62.06
-1.70
HV Side of Transformer 1
Positve Sequence
Negative Sequence
Magnitude (A)
Angle
Magnitude (A)
Angle
282.23
-67.14
240.21
-84.99
456.29
-77.93
425.47
-29.09
560.07
-78.49
321.80
-30.93
874.54
-83.23
4.05
28.30
LV Side of Transformer 2
Positve Sequence
Negative Sequence
Magnitude (A)
Angle
Magnitude (A)
Angle
6289.27
-70.61
2945.82
-88.91
8384.65
-77.88
5217.40
-32.98
9651.14
-78.81
3945.91
-34.81
13453.28
-83.62
55.56
27.68
HV Side of Transformer 2
Positve Sequence
Negative Sequence
Magnitude (A)
Angle
Magnitude (A)
Angle
410.17
-70.61
192.12
-88.91
546.83
-77.88
340.27
-32.98
629.42
-78.81
257.34
-34.81
877.39
-83.62
3.62
27.68

Zero Sequence
Magnitude (A)
Angle
0.00
10.70
0.00
36.63
0.00
40.57
0.00
-54.02
Zero Sequence
Magnitude (A)
Angle
318.03
-83.67
0.00
13.79
275.63 -140.73
0.00
37.21
Zero Sequence
Magnitude (A)
Angle
1357.63 -101.60
0.00
28.98
1180.91 -159.20
0.00
36.27
Zero Sequence
Magnitude (A)
Angle
88.54 -101.60
0.00
27.68
77.02 -159.20
0.00
36.46

2.4.1 – Fault Current Change with One Inverter
In this case the source behind T2 was replaced with a grid-following inverter.
Table 2.8 showcases the stark decrease (~33%) in fault current magnitudes when
comparing it to Table 2.6. This due to the current limitation put on the inverter. This
limitation is working as intended and can be explicitly seen in Table 2.9. Looking at the
LV side of T2 it can be seen that very little (< 0.5%) negative and zero sequence current
is being produced and a vast majority of the current is positive sequence. The current is
being limited to 1.1 times the rated current which is calculated in (2.14).
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𝐼𝐿𝑖𝑚𝑖𝑡 = 1.1 ∗

𝑆𝑏𝑎𝑠𝑒−3𝛷
√3 ∗ 𝑉𝐵𝑎𝑠𝑒−𝐿𝐿

= 1.1 ∗

100 𝑀𝑉𝐴
√3 ∗ 15000 𝑉

= 4233.9 𝐴

(2.14)

It can be seen in Table 2.9 that the current output from the inverter mostly
follows the limit and only goes slightly above (1-2%) the limit. Looking at Table 2.9 and
comparing it to Table 2.7 it is clear that although the Yg/Yg connection of transformer
T2 provides a path for both negative and zero sequence currents, these currents are
practically absent on either side of the transformer because the grid-following inverter
only produces positive sequence currents. Thus, the grid-following inverter is behaving
as intended. It is supplying only positive sequence current at its current limit during a
fault.

Table 2.8: One Inverter Case Fault Current Magnitudes

Fault Current (Phase A)

One Inverters

Magniutde
1035.9379
917.3899
1051.0457
997.6219

A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)
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Table 2.9: One Inverter Case Sequence Currents on HV and LV side of Transformers

One Inverter (Bus 2 Grid Following)
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)

One Inverter (Bus 2 Grid Following)
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)

One Inverter (Bus 2 Grid Following)
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)

One Inverter (Bus 2 Grid Following)
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)

LV Side of Transformer 1
Positve Sequence
Negative Sequence
Magnitude (A)
Angle
Magnitude (A)
Angle
4511.04
-47.90
4186.74
-112.21
7023.10
-53.63
6425.89
-53.21
9052.67
-52.85
4379.32
-54.13
13386.92
-53.51
68.29
-2.22
HV Side of Transformer 1
Positve Sequence
Negative Sequence
Magnitude (A)
Angle
Magnitude (A)
Angle
294.20
-77.90
273.05
-82.21
458.03
-83.63
419.08
-23.21
590.39
-82.85
285.61
-24.13
873.06
-83.51
4.45
27.78
LV Side of Transformer 2
Positve Sequence
Negative Sequence
Magnitude (A)
Angle
Magnitude (A)
Angle
4330.82
-39.20
19.83
-140.00
4294.94
-29.90
14.29
-124.24
4247.46
-23.87
7.75
-118.81
4229.00
-13.29
10.68
-128.13
HV Side of Transformer 2
Positve Sequence
Negative Sequence
Magnitude (A)
Angle
Magnitude (A)
Angle
282.44
-39.20
1.29
-140.00
280.10
-29.90
0.93
-124.24
277.01
-23.87
0.51
-118.81
275.80
-13.29
0.70
-128.13

Zero Sequence
Magnitude (A)
Angle
0.00
8.30
0.00
36.77
0.00
43.08
0.00
-53.72
Zero Sequence
Magnitude (A)
Angle
265.86
-79.09
0.00
4.43
244.23 -133.87
0.00
35.82
Zero Sequence
Magnitude (A)
Angle
4.46
69.71
0.00
-27.78
3.82
51.95
0.00
-13.16
Zero Sequence
Magnitude (A)
Angle
0.29
69.71
0.00
-8.14
0.25
51.95
0.00
-17.71

2.4.2 – Fault Current Change with Two Inverters
In this case the source behind T1 was replaced with a grid forming inverter and
the source behind T2 was replaced with a grid-following inverter. Table 2.10 showcases
the significant decrease (~60%) in fault current magnitudes when comparing it to Table
2.6. This is due to the fault limitations put on both inverters. The grid-following and gridforming inverter follows the limit seen in (2.14) and (2.15), respectively.
Tying into the important note seen in section 2.4.1, in this case there is a gridforming inverter connected to the LV side of T1. However, looking at Table 2.11 there is
zero sequence flowing on the HV side of T1, because the ∆/Yg transformer provides a
source for zero-sequence currents, although the inverter does not produce them. This
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contrasts with the lack of zero sequence current seen flowing on the HV side of T2 in
Table 2.9, where the Yg/Yg transformer in itself cannot source zero sequence currents.
The grid-forming and grid-following inverters are working as intended. The gridfollowing only supplies positive sequence up to its current limit and the grid-forming
supplies phase current up to its current limit seen in (2.15).

𝐼𝐿𝑖𝑚𝑖𝑡 = 1.5 ∗

𝑆𝑏𝑎𝑠𝑒−3𝛷
√3 ∗ 𝑉𝐵𝑎𝑠𝑒−𝐿𝐿

= 1.5 ∗

100 𝑀𝑉𝐴
√3 ∗ 15000 𝑉

= 5773.5 𝐴

(2.15)

Table 2.10: Two Inverter Case Fault Current Magnitudes

Fault Current (Phase A)

Two Inverters

Magnitude
871.8488
535.4929
547.4066
590.1819

A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)
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Table 2.11: Two Inverter Case Sequence Currents on HV and LV side of Transformers
Two Inverters
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)
Two Inverters
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)
Two Inverters
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)
Two Inverters
A-G Fault (Zf=1 ohms)
A-B Fault (Zf=1 ohm)
A-B-G Fault (Zf=1 ohm)
3 Phase-G Fault (Zf=1 ohm)

LV Side of Transformer 1
Positve Sequence
Negative Sequence
Magnitude (A)
Angle
Magnitude (A)
Angle
3113.89
88.39
3258.00
19.37
2729.69
109.41
3025.49
102.87
3821.58
99.94
1986.38
115.70
5485.98
106.68
393.84
-66.33
HV Side of Transformer 1
Positve Sequence
Negative Sequence
Magnitude (A)
Angle
Magnitude (A)
Angle
203.08
58.39
212.48
49.37
178.02
79.41
197.31
132.87
249.23
69.94
129.55
145.70
357.78
76.68
25.68
-36.33
LV Side of Transformer 2
Positve Sequence
Negative Sequence
Magnitude (A)
Angle
Magnitude (A)
Angle
4204.94
54.17
13.43
-171.68
4216.24
65.31
19.23
-117.31
4200.84
75.22
13.62
-141.27
4211.46
94.38
15.73
134.70
HV Side of Transformer 2
Positve Sequence
Negative Sequence
Magnitude (A)
Angle
Magnitude (A)
Angle
274.24
54.17
0.88
-171.68
274.97
65.31
1.25
-117.31
273.97
75.22
0.89
-141.27
274.66
94.38
1.03
134.70

Zero Sequence
Magnitude (A)
Angle
0.00
-35.46
0.00
13.69
0.00
10.59
0.00
-19.65
Zero Sequence
Magnitude (A)
Angle
223.48
42.32
0.00
27.05
183.72
-11.17
0.00
-47.57
Zero Sequence
Magnitude (A)
Angle
5.63 -177.75
0.00
-57.20
9.50
140.65
0.00
-26.44
Zero Sequence
Magnitude (A)
Angle
0.37 -177.75
0.00
-29.98
0.62
140.65
0.00
-22.87

2.5 Summary
To perform the experiments that will be laid out in the following chapter, it is
important to verify the behavior of the various models being used. This chapter aimed to
lay out several reasons why the PSCAD model of the inverters behave as expected and
why the MATLAB code that calculates the faulted state of the system also performs as
expected.
This was first done in the base case to ensure the veracity of the fault calculations
in MATLAB. PSCAD was also checked as each component (source, transformer, lines,
etc.) had to have the correct impedance settings in place and the power-flow needed to
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match what was seen in PowerWorld as the pre-fault voltage values needed to be close to
identical to properly perform and compare fault analyses.
When the base case was matched between the three software it was time to add
the inverter and ensure that it performs as intended. This is done by tuning the LCL filter
and ensuring that the current was limited during the faulted scenarios. This was proven
and noted in previous sections. The system works as intended and the next phase of
simulation can begin.
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Chapter 3

Iterative Method for Solution

3.1 – Tabular Data Collection
The goal of the experiments laid forth in this chapter is to provide insight into
what exactly is needed from inverter manufacturers in order to ensure that proper
calculations can be performed to determine the contribution of inverters in a faulted
scenario. Commercial phasor-domain software is usually capable of performing steady
state fault analysis. They are also capable of incorporating nonlinear elements if their
output characteristics can be determined.
A goal of table collection for this iterative process was to gather tables for one,
three, and five cycles after the fault. This is to provide the theoretical equivalents of the
sub-transient, transient, and steady state periods of the fault, respectively. Inverters limit
their current to prevent reaching thermal limits of their semiconductor components, but
this is not done instantaneously. Inverters are also incapable of instantly suppressing
negative sequence current. As a result, future sections will highlight the importance of
gathering data at different time periods after a fault.
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Ideally, these tables would come from large central inverter manufacturers from
around the world so that they could be used in commercial phasor-domain software. This
would allow utilities to accurately capture the fault contribution of their renewable
portfolio without having to have the detailed models of the manufacturer’s inverters.
However, there are quite a few issues that must be addressed.
This chapter has five main sections. The first will discuss how tabular data was
collected in PSCAD. The second will discuss the behavior of the inverter model
developed at Clemson University, its unsuitability for the purpose of this study, and how
the underlying issues were mitigated to utilize the algorithm. The third will explain an
overview of the algorithm used to determine the steady state fault analysis and then go
into more detail for each specific fault. The fourth will display and discuss the results
found with the corrected tabular data. The final section will summarize the chapter.

3.1.1 Example Table Provided in [9]
Table 3.1 was pulled from [9] to showcase the fault response of a wind turbine
generator (WTG). This table was created using PSCAD at the Manitoba HVDC Research
Center using a black box model of an older generation WTG from an unnamed
manufacturer. From inspection, the current leads the voltage as ∠𝑉𝑝 − ∠𝐼𝑝 < 0. This is in
contrast with how an IBR is expected to act during a fault event. It is expected that the
inverter’s current is given reactive power priority in a faulted event. This means that the
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current should lag the voltage and hence result in ∠𝑉𝑝 − ∠𝐼𝑝 > 0. This is not the case in
this table and the results will show a failure to converge. Upon discussion with the
model’s developer it is apparent that the fault ride through (FRT) was not engaging in
time to be captured in the fault leading to the table being skewed in its results.

Table 3.1: Positive Sequence ABCG Table from [9]

3.2.2 – Tabular Data from Clemson Inverter
The inverter model developed at Clemson University was used to gather tables as
if it were going to be sent to a utility for implementation into a commercial phasordomain software. When gathering the tables, the three-phase to ground fault table was
first created. Ideally, the voltage values in the table would look like Table 1.1 to make
the linearization between the points on the table easier. However, that is not always
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feasible, and is highly dependent upon the system in which it was created. Table 3.2 was
created by measuring the positive sequence voltage and its angle connected to bus 2 after
one, three, and five cycles. The fault resistance was changed from 0.001Ω to 10000Ω to
achieve residual voltage levels close to what is seen in Table 1.1. From inspection the
voltages are not at perfect decile values, but that is acceptable as linearization between
points on the table is still possible.
When comparing Table 3.2 to Table 3.1 the general pattern of voltages and
currents can be seen. The stark difference being the lowest residual voltage level in the
Clemson table. This will be discussed in depth in the following section. Another apparent
difference is the currents. It is apparent that current limit for the WTG in Table 3.1 is 1.2
p.u. and the current limit for the Clemson grid-following inverter is 1.1 p.u.
The process for gathering tables was a rather time consuming one. It was
mentioned previously that gathering tables was a computationally expensive one. Four
different types of faults (ABCG, SLGF, LLGF, and LLF) had to be run and each type of
fault had 10 different fault scenarios. This requires 40 simulations to be run to develop
one set of tables. However, it is highly unlikely that someone acquires a usable table on
their first attempt. Essentially, an educated guess must be taken to determine the
appropriate fault resistances to get fault voltages in the appropriate ranges. The lowest
value on the table will have a fault resistance of approximately zero and the highest will
essentially be a non-faulted scenario. But the voltages between those two values call for
trial and error by running the EMTP model and adjusting the fault resistances slightly
until the desired decile values are achieved.
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The time it takes for the inverter to reach an appropriate limit can be seen in all
the tables looking at “After 1 Cycle” portion of the table and comparing it to the “After 3
Cycle” portion. This is most apparent in Table 3.2 where the fault current reaches up to
1.87 p.u. This ties back into the idea that this would be the equivalent of the sub-transient
fault contribution seen in traditional forms of synchronous generation.

Table 3.2: Positive Sequence ABCG Table from Clemson Inverter
Positive Sequence: Three Phase to Ground Fault
After 1 Cycle
After 3 Cycles
After 5 Cycles
Magnitude [pu]
Angle [deg]
Magnitude [pu]
Angle [deg]
Magnitude [pu]
Angle [deg]
Zf (ohms)
Vp
Ip
∠Vp-∠Ip
Vp
Ip
∠Vp-∠Ip
Vp
Ip
∠Vp-∠Ip
0.2325
1.8697
56.1474
0.1074
1.1934
69.7026
0.0990
1.0984
68.5502
0.0001
0.4061
1.7931
14.7455
0.2270
1.1807
-17.6085
0.2190
1.1039
-21.6189
40
0.4973
1.7119
11.5487
0.3288
1.1801
-18.1725
0.3203
1.1039
-21.3066
60
0.5851
1.6298
11.2048
0.4319
1.1773
-14.7487
0.4235
1.1018
-17.0171
84
0.6687
1.5400
12.6150
0.5374
1.1716
-8.8805
0.5299
1.0981
-10.1850
115
0.7402
1.4557
15.1697
0.6336
1.1638
-1.9354
0.6278
1.0939
-2.2469
153
0.8128
1.3713
19.1257
0.7327
1.1568
6.4443
0.7288
1.0902
7.1428
212
0.8912
1.2417
25.9721
0.8542
1.1487
19.3511
0.8513
1.0904
21.0075
350
0.9347
1.1122
32.6988
0.9390
1.1398
31.0045
0.9359
1.0991
32.6368
600
0.9830
0.9400
46.7880
0.9843
0.9439
46.8375
0.9847
0.9427
47.1827
10000

The three-phase to ground table is developed to match the ideal table because it
often has the lowest residual voltages due to the nature of the fault. When this table has
been measured then the SLGF, LLF, and LLGF tables are extracted from the same data.
Looking at Table 3.3, Table 3.4, and Table 3.5 it can be seen that the voltages follow a
relatively linear pattern and that the inverter current barely reaches over the limit. This
slight overreach of the limit is likely due to the measurements being taken only 5 cycles
after the fault and the inverter’s control scheme may not have reacted quick enough to
hold to its limit.
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The inverter approaches its pre-faulted value as the residual voltage draws closer
to 1.0 p.u. This residual voltage level is apparent across all positive sequence faulted
tables.

Table 3.3: Positive Sequence SLGF Table from Clemson Inverter
Positive Sequence: Phase A to Ground Fault
After 1 Cycle
After 3 Cycles
Magnitude [pu]
Angle [deg]
Magnitude [pu]
Angle [deg]
Vp
Ip
∠Vp-∠Ip
Vp
Ip
∠Vp-∠Ip
Vp
0.7525
1.2616
41.6985
0.7259
1.1761
39.3727
0.8150
1.2085
36.9193
0.7718
1.1830
34.0804
0.8420
1.1853
36.1602
0.7996
1.1829
32.8151
0.8680
1.1596
35.9861
0.8311
1.1738
32.6762
0.8932
1.1309
36.2858
0.8657
1.1620
33.3931
0.9144
1.1013
36.9956
0.8974
1.1391
35.2241
0.9348
1.0664
38.2132
0.9271
1.1060
37.4198
0.9571
1.0184
40.5234
0.9581
1.0592
40.2305
0.9708
0.9824
42.8991
0.9722
1.0069
42.6588
0.9850
0.9334
47.5715
0.9852
0.9350
47.6079

After 5 Cycles
Magnitude [pu]
Angle [deg]
Ip
∠Vp-∠Ip
0.7077
1.1252
37.4621
0.7544
1.1228
32.6845
0.7829
1.1219
31.7291
0.8171
1.1194
32.0659
0.8550
1.1172
33.2844
0.8919
1.1095
35.8043
0.9271
1.0874
39.0827
0.9619
1.0490
42.7466
0.9746
1.0005
44.3968
0.9853
0.9346
47.6961

Table 3.4: Positive Sequence LLF Table for Clemson Inverter
Positive Sequence: Phase A to Phase B Fault
After 1 Cycle
After 3 Cycles
Magnitude [pu]
Angle [deg]
Magnitude [pu]
Angle [deg]
Vp
Ip
∠Vp-∠Ip
Vp
Ip
∠Vp-∠Ip
Vp
0.6083
1.4747
44.2990
0.5461
1.1987
36.4649
0.6529
1.4337
36.1977
0.5688
1.2005
29.2266
0.6794
1.4090
33.6800
0.5874
1.2003
26.6413
0.7104
1.3796
31.7374
0.6143
1.1993
24.6863
0.7467
1.3433
30.1615
0.6502
1.1971
23.1144
0.7845
1.3047
29.3188
0.6933
1.1930
22.5275
0.8303
1.2588
29.1797
0.7503
1.1886
22.6661
0.8928
1.1812
30.9584
0.8447
1.1738
26.5105
0.9394
1.1023
34.6518
0.9239
1.1281
33.7488
0.9841
0.9404
46.7284
0.9842
0.9439
46.8546
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After 5 Cycles
Magnitude [pu]
Angle [deg]
Ip
∠Vp-∠Ip
0.5255
1.1159
33.7587
0.5481
1.1097
26.7107
0.5674
1.1071
24.3433
0.5951
1.1054
22.6791
0.6321
1.1040
21.4704
0.6765
1.1030
21.3260
0.7348
1.1018
22.0027
0.8332
1.1064
26.7058
0.9217
1.0972
35.1987
0.9846
0.9427
47.2010
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Table 3.5: Positive Sequence LLGF Table for Clemson Inverter
Positive Sequence: Phase A to Phase B to Ground Fault
After 1 Cycle
After 3 Cycles
After 5 Cycles
Magnitude [pu]
Angle [deg]
Magnitude [pu]
Angle [deg]
Magnitude [pu]
Angle [deg]
Vp
Ip
∠Vp-∠Ip
Vp
Ip
∠Vp-∠Ip
Vp
Ip
∠Vp-∠Ip
0.4997
1.6001
44.6111
0.3953
1.2155
33.8245
0.3768
1.1035
30.5409
0.6210
1.5069
28.0653
0.4831
1.1949
15.2631
0.4685
1.1023
13.0130
0.6796
1.4596
25.6548
0.5447
1.1875
12.6822
0.5318
1.1007
11.0810
0.7365
1.4083
24.7111
0.6135
1.1807
12.4994
0.6021
1.0989
11.5574
0.7914
1.3521
24.9275
0.6864
1.1761
14.0499
0.6763
1.0969
13.7352
0.8372
1.2932
26.0513
0.7551
1.1708
17.1916
0.7462
1.0955
17.4653
0.8818
1.2270
28.2790
0.8286
1.1738
21.9041
0.8189
1.0959
22.5115
0.9294
1.1319
32.6680
0.9164
1.1522
30.4897
0.9108
1.1064
31.6021
0.9561
1.0484
37.3681
0.9610
1.0894
37.6066
0.9643
1.0688
40.6210
0.9843
0.9369
47.1479
0.9847
0.9394
47.2258
0.9850
0.9386
47.4438

It is important to note the negative sequence contribution of the inverter in certain
faulted scenarios. Table 3.6 shows the three-phase to ground fault and the negative
sequence contribution is almost negligible at all points after a fault. This is as it should be
as the nature of three-phase to ground faults ensures that no negative sequence fault
current should flow.
The single-phase to ground fault behaves differently. After five cycles the fault
contribution in the negative sequence in near zero. But looking at the one and three cycle
measurements show that there is a non-negligible negative sequence fault contribution.
Normally negative sequence currents are suppressed in grid-following inverters, but this
suppression takes time. If the iterative method is to be implemented into commercial
phasor-domain software it is imperative that the negative sequence fault contribution of
grid-following inverters is implemented in sub-transient and transient fault periods.
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Table 3.6: Negative Sequence ABCG Table for Clemson Inverter
Negative Sequence: Three Phase to Ground Fault
After 1 Cycle
After 3 Cycles
After 5 Cycles
Magnitude [pu]
Angle [deg]
Magnitude [pu]
Angle [deg]
Magnitude [pu]
Angle [deg]
Vp
Ip
∠Vp-∠Ip
Vp
Ip
∠Vp-∠Ip
Vp
Ip
∠Vp-∠Ip
0.0181
0.0410
-174.5561
0.0019
0.0277
-76.7816
0.0020
0.0105
-13.1147
0.0043
0.0273
-82.8249
0.0027
0.0247
-81.5742
0.0021
0.0093
-10.9455
0.0084
0.0226
-1.0022
0.0027
0.0216
-87.5926
0.0021
0.0086
-12.3169
0.0153
0.0212
38.0155
0.0031
0.0186
-87.9749
0.0021
0.0076
-15.1168
0.0196
0.0224
59.4528
0.0035
0.0157
-88.0594
0.0019
0.0066
-17.8418
0.0217
0.0221
77.8917
0.0037
0.0124
-87.2992
0.0015
0.0053
-20.5122
0.0219
0.0230
89.6208
0.0039
0.0096
-85.8724
0.0010
0.0042
-23.7592
0.0184
0.0198
100.1564
0.0033
0.0083
-83.9789
0.0005
0.0034
-19.2703
0.0142
0.0132
98.6940
0.0011
0.0033
-70.5316
0.0008
0.0024
-39.2231
0.0041
0.0040
77.6063
0.0009
0.0010
-7.1328
0.0007
0.0012
192.5941

Table 3.7: Negative Sequence SLGF Table for Clemson Inverter
Negative Sequence: Phase A to Ground Fault
After 1 Cycle
After 3 Cycles
Magnitude [pu]
Angle [deg]
Magnitude [pu]
Angle [deg]
Vp
Ip
∠Vp-∠Ip
Vp
Ip
∠Vp-∠Ip
Vp
0.2162
0.1905
-171.4982
0.2819
0.0527
-238.9542
0.1847
0.1663
-170.3065
0.2537
0.0501
-238.7585
0.1671
0.1515
-169.5523
0.2350
0.0478
-237.9038
0.1440
0.1319
-167.9884
0.2086
0.0443
-236.1310
0.1255
0.1130
-167.3949
0.1838
0.0399
-234.7160
0.1018
0.0934
-166.7035
0.1522
0.0348
-234.4278
0.0828
0.0766
-164.6150
0.1252
0.0296
-233.3082
0.0618
0.0552
-160.3283
0.0927
0.0213
-229.9828
0.0425
0.0365
-159.5642
0.0607
0.0182
-205.4351
0.0080
0.0059
-154.5737
0.0110
0.0036
-211.3819
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After 5 Cycles
Magnitude [pu]
Angle [deg]
Ip
∠Vp-∠Ip
0.2659
0.0127
15.8514
0.2394
0.0125
15.0081
0.2223
0.0124
16.8631
0.1980
0.0120
21.2336
0.1746
0.0112
25.2436
0.1437
0.0099
28.2538
0.1177
0.0091
29.6199
0.0867
0.0072
31.9587
0.0578
0.0051
-219.3179
0.0102
0.0006
93.7590
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3.2 – Issues with Inverter Developed at Clemson
3.2.1 – Non-linearity of Voltages and Angles

It was mentioned previously that there were issues with the inverter developed at
Clemson University. This subsection aims to highlight the issues discovered and possible
solutions to mitigate them. The primary error with the Clemson inverter lies within the
inverters fault response at low residual voltage levels. Figure 3.1 showcases this in a
simple fashion. The table on the left portion of the figure is pulled from Table 3.2 and a
large disparity between the angle differential at the first two residual voltage levels can be
seen.
The values between these two points were inspected and showcased in the right
side of the figure. The terminal voltage of the inverter dips at slightly higher fault
resistances, then increases in value and begins its linear pattern.

Figure 3.1: Inter-point non-linearity
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Figure 3.2 and Figure 3.3 display the non-linearity of the inverter at low residual
voltages with greater detail. Figure 3.2 plots the residual voltage against the angle
differential. The extent of the seriousness of this issue will become more apparent in the
following section when the linearization of these points is discussed. But essentially the
algorithm looks at the voltage calculated at the inverter terminal, but the function of the
curves seen in the figures is not one-to-one. This means that for a particular voltage value
there are two different corresponding angle values. An easy example can be seen by
looking at Figure 3.2, hypothetically the voltage at the inverter terminal could be 0.1 p.u.
and the algorithm wouldn’t know if the corresponding angle differential is supposed to be
5° or 68°. This can create large errors and non-convergence.
Figure 3.3 showcases the change in residual voltage as the fault resistance
increases. Logic would dictate that the voltage would increase relatively linearly with the
fault resistance. But this is not the case with fault resistances between 0 Ω and 20 Ω. This
coincides with the nominal range of fault resistances.
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Figure 3.2: Graph showing Non-linearity of Angles of Clemson Inverter

Figure 3.3: Graph showing Non-linearity of Voltages of Clemson Inverter
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The frequency of the voltage and current was inspected during a three-phase to
ground fault and is shown in Figure 3.4. While there is a large peak in the frequency in
the sub-transient period (< 3 cycles) the frequency settles to about 60.5 Hz or 1.008 p.u.
by the time the tabular measurements are taken at the steady state period. This rules out
the possibility of the frequency response affecting the angle measurement in the tabular
data.

Figure 3.4: Frequency Response of Inverter During Fault

3.2.2 – Table Construction of the Siemen’s-Gamesa Model

The Clemson inverter also has the same issue as the WTG black-box model seen
in Table 3.1. It lacks FRT and as a result the current leads the voltage instead of lagging
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it as intended, resulting in the absorption of reactive power, instead of supplying it. The
culmination of these errors required the construction of an “ideal” table using the logic of
the Siemens-Gamesa inverter seen in [9]. This table assumes a fully loaded inverter with
a purely real power output pre-fault.
During a faulted scenario (terminal voltage < 0.9 p.u.) the inverter begins
supplying reactive power. (3.1) and (3.2) show how the faulted real and reactive current
are calculated. K is a coefficient that can range between 2 and 10. For the case of Table
3.8 the value of K is 2. The inverter also gives Q-priority in faulted scenarios.

𝐼𝑎𝑐𝑡𝑖𝑣𝑒𝑓𝑎𝑢𝑙𝑡 =

𝐼𝑎𝑐𝑡𝑖𝑣𝑒𝑝𝑟𝑒𝑓𝑎𝑢𝑙𝑡
1
𝑉𝑖𝑛𝑣

1
)
𝐼𝑟𝑒𝑎𝑐𝑡𝑖𝑣𝑒𝑓𝑎𝑢𝑙𝑡 = 𝐼𝑟𝑒𝑎𝑐𝑡𝑖𝑣𝑒𝑝𝑟𝑒𝑓𝑎𝑢𝑙𝑡 + 𝐾(1 − 𝑉𝑖𝑛𝑣

(3.1)

(3.2)

To show an example of how the Siemens-Gamesa model behaves an inverter
terminal voltage of 0.6 p.u. is taken. There is 0 reactive current in the pre-fault scenario.
So as a result, the reactive power of the fault is 2(1 − 0.6) = 0.8 𝑝. 𝑢. However, a real
current of 1.0 p.u. is still being generated but the current is limited to 1.1 p.u. and the
inverter has Q-priority during faulted scenarios. As a result, the real power is reduced to
√1.12 − 0.82 = 0.755 𝑝. 𝑢. Then this results in a power factor angle of 46.66° meaning
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the current lags the voltage and thus ∠V - ∠I > 0. This process is repeated for all the rows
in Table 3.8

Table 3.8: Table Developed using Siemen's Gamesa Logic

Siemens' Table
Magnitude [pu] Angle [deg]
Vp
Ip
∠Vp-∠Ip
0.0000 1.1000
90.0000
0.1000 1.1000
90.0000
0.2000 1.1000
90.0000
0.3000 1.1000
90.0000
0.4000 1.1000
90.0000
0.5000 1.1000
65.3800
0.6000 1.1000
46.6582
0.7000 1.1000
33.0557
0.8000 1.1000
21.3237
0.9000 1.1000
10.4757
1.0000 1.0000
0.0000

Table 3.8 shows a true ideal table for an inverter and will be the basis for all the results
collected in the following sections. Its linear nature is suitable for determining the
veracity of the algorithm developed.

3.3 – Algorithm Overview
3.3.1 – Broad Overview

Figure 3.5 shows a broad overview of how the algorithm was developed and
implemented in the calculations done in MATLAB. In the first step the fault impedance,
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pre-fault voltages, impedance, and admittance matrices are all determined. The second
step performs conventional fault analysis that was explained in detail in Section 2.3
In the third step, the tabular data for voltage, current, and the angle differential
that is provided by the manufacturer is input into MATLAB. The fourth step sets the
maximum number of iterations the algorithm can perform to avoid a runaway program in
the case of non-convergence. This value is usually set to 20 iterations.
Step five calculates the total fault current based on the original fault analysis and
the inverter’s current injection and load current. Step six determines the current injection
matrix to calculate the change in the bus voltages that will be used for the following
iteration. Step seven checks for convergence of the bus voltages against a threshold
requirement. This value is usually set at 0.0001 per unit. If it fails to meet the threshold
then the process is repeated starting at step five. If it converges then the process ends, and
the final values are determined. Steps 5-7 are showcased in greater detail for each type of
fault in Section 3.3.3
Figure 3.5 showcases a key contrast in how fault calculations are performed in
this iterative process when compared to the conventional fault analysis explained
previously. Traditionally, load currents are ignored in fault analysis. This is not the case
in this revised inverter-based fault analysis. The inverter injection is calculated going into
bus 2 and since the value is comparable to load currents, load current has to be accounted
for in “Step 5” of the broad algorithm shown in Figure 3.5. This results in (3.3) which is
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calculated at the start of every iteration to determine the current injection at the location
of the fault.
𝐼𝑓 = 𝐼𝐺1 + 𝐼𝑖𝑛𝑣𝑒𝑟𝑡𝑒𝑟 − 𝐼𝑙𝑜𝑎𝑑
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Figure 3.5: Algorithm Overview
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Figure 3.6: Current Flow in Fault Conditions

3.3.2 – Linearization of Tabular Points
The inverter current injection at bus 2 is based solely on the voltage at bus 2. At
the end of every iteration the new voltages are calculated at bus 2. Then at the beginning
of the next iteration the current injection is calculated based on the voltage from the
previous iteration.
For a simple example, one can assume that the terminal voltage is 0.6∠10° p.u.
Looking at Table 3.8 the corresponding current is 1.1 p.u. and the corresponding angle
differential 46.7°. This would mean the inverter current at the point of injection (bus 2)
would be 1.1∠-36.7°. This works when the voltage falls exactly on the table. When the
values fall between two points the current and angular values between the two points
need to be linearized.
The current magnitude and angle differential are linearized using (3.4) and (3.5).
Essentially the function in MATLAB takes the magnitude of the terminal voltage that
was calculated in the previous iteration and compares it to the inverter’s table (in the case
of this research this is Table 3.8). Then the algorithm determines which two points on the
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table the terminal voltage is between. Then it uses a linear piecewise equation seen in
(3.4) and (3.5) to determine the magnitude of the current injection and the angle
differential.
For a more complex example, one can assume the terminal voltage is 0.65∠10°
p.u. In Table 3.8 the inverter current is 1.10 p.u. for both 0.6 and 0.7 so linearization
results in a simple 1.10, but this is not always the case as seen in the many other inverter
tables showcased in the previous section. The angle differential would be between 46.7°
and 33.1°. Equation (3.5) would calculate the angle differential to be 39.9° as this angle is
halfway between the two points in the table. The resulting inverter current would be
1.1∠-29.9° p.u. The veracity of these equations will be proven in results section of this
chapter.

𝐼𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐 + 1) − 𝐼𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐)
𝑖𝑓 𝑉𝑝𝑜𝑠𝑐𝑜𝑚𝑝(𝐿𝑜𝑐) ≤ 1
𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐 + 1) − 𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐)
|𝐼𝑖𝑛𝑗𝑒𝑐𝑡𝑒𝑑 | =
(3.4)
𝐼𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐 − 1) − 𝐼𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐)
𝐼𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐) − |𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐) − |𝑉𝑖𝑛𝑣 || ∗
𝑖𝑓 𝑉𝑝𝑜𝑠𝑐𝑜𝑚𝑝(𝐿𝑜𝑐) > 1
𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐 − 1) − 𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐)
{
𝐼𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐) + |𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐) − |𝑉𝑖𝑛𝑣 || ∗

𝐴𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐 + 1) − 𝐴𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐)
𝑖𝑓 𝑉𝑝𝑜𝑠𝑐𝑜𝑚𝑝(𝐿𝑜𝑐) ≤ 1
𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐 + 1) − 𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐)
=
(3.5)
𝐴𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐 − 1) − 𝐴𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐)
𝐴𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐) − |𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐) − |𝑉𝑖𝑛𝑣 || ∗
𝑖𝑓 𝑉𝑝𝑜𝑠𝑐𝑜𝑚𝑝(𝐿𝑜𝑐) > 1
𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐 − 1) − 𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐)
{
𝐴𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐) + |𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐) − |𝑉𝑖𝑛𝑣 || ∗

𝐴∠𝑉−∠𝐼
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3.3.3 - Flowcharts for Each Type of Fault
Figure 3.7, Figure 3.8, Figure 3.9, and Figure 3.10 display flowcharts for three
phase to ground, single phase to ground, line to line, and line to line to ground faults,
respectively.
The algorithm for ABCG fault is the simplest because the balanced nature of the
fault only requires working in the positive sequence. The first step is to perform regular
fault analysis with an altered Y-bus. The impedance behind bus 2 (the transformer
impedance) is removed from the Y-bus because the current from the inverter is treated as
a “current injection” going into bus 2. This gives the fault current contribution from only
the conventional generator behind bus 1. This fault contribution is saved for the current
injection matrix in a future step.
After this is done, the iterative process begins. The inverter current is determined
by (3.4) and (3.5) and then the sequence fault currents are determined. For an ABCG
fault this only entails the positive sequence as the negative and zero sequence currents are
held at zero to enforce the boundary conditions of the fault. Then the change in bus
voltages is determined by multiplying the Z-bus by the current injection matrix. The
current injection at element two (the faulted bus) is dictated by (3.3) and the inverter
current is injected at element three (bus 2) because the inverter current is super-imposed
on the system. After this is completed the faulted bus voltages are calculated and
prepared for the next iteration, if applicable. The faulted bus voltages of the current
iteration are compared to the bus voltages from the previous iteration. If the difference
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between the two magnitudes falls below a certain threshold then the iterative process will
end, otherwise the process repeats until convergence is achieved.
The processes for calculating the faulted state of a system are largely the same for
each type of fault with two key differences. The first being the initial fault analysis,
which is different for each fault and is explained in detail in Section 2.3.1. The second
being the iterative fault current calculation. The positive sequence fault current is the
same as it is dictated by (3.3), but the negative and zero sequence changes depend on the
type of fault.
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Initial Fault Analysis For ABCG Fault
𝐼𝑓0 = 0 , 𝐼𝑓1 =

𝑃𝑟𝑒𝑓𝑎𝑢𝑙𝑡 𝑉𝑜𝑙𝑡𝑎𝑔𝑒
𝑍𝑏𝑢𝑠1 2,2 +𝑍𝑓

, 𝐼𝑓2 = 0, The rest of which is expalined in Section 2.3

Saving the Initial Fault Parameter
𝐼𝑂𝑟𝑖𝑔𝑖𝑛𝑎𝑙 = 𝐼𝑓1

Determine Inverter Current Injection
Inverter current is determined via the algorithm explained in Section 3.3.2

Determine Sequence Fault Currents
𝐼𝑓0 = 0 ,

𝐼𝑓1 = 𝐼𝑂𝑟𝑖𝑔𝑖𝑛𝑎𝑙 + 𝐼𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟 − 𝐼𝐿𝑜𝑎𝑑 ,

𝐼𝑓2 = 0

Determine the ∆V for Each Bus Using the Current Injection
0
∆𝑉 + = 𝑍𝐵𝑢𝑠1 −(𝐼𝑂𝑟𝑖𝑔𝑖𝑛𝑎𝑙 + 𝐼𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟 − 𝐼𝐿𝑜𝑎𝑑 ) ,
𝐼𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟

∆𝑉 0 𝑎𝑛𝑑 ∆𝑉 − 𝑎𝑟𝑒 ℎ𝑒𝑙𝑑 𝑎𝑡 𝑧𝑒𝑟𝑜 𝑓𝑜𝑟 3 − 𝑃ℎ𝑎𝑠𝑒 𝑡𝑜 𝐺𝑟𝑜𝑢𝑛𝑑 𝐹𝑎𝑢𝑙𝑡𝑠

Perform Rest of Fault Analysis
This is done as described in Section 2.3.2

Check for Convergence of Bus Voltages
𝑉𝑐𝑢𝑟𝑟𝑒𝑛𝑡 𝑖𝑡𝑒𝑟𝑎𝑡𝑖𝑜𝑛 − 𝑉𝑃𝑟𝑒𝑣𝑖𝑜𝑢𝑠 𝑖𝑡𝑒𝑟𝑎𝑡𝑖𝑜𝑛 < ε 𝑤ℎ𝑒𝑟𝑒 ε = 0.0001
Figure 3.7: Flowchart for Three Phase to Ground Fault
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Initial Fault Analysis For SLG Fault
𝐼𝑓0 = 𝐼𝑓1 , 𝐼𝑓1 =

𝑃𝑟𝑒𝑓𝑎𝑢𝑙𝑡 𝑉𝑜𝑙𝑡𝑎𝑔𝑒
𝑍𝑏𝑢𝑠1 2,2 +𝑍𝑓

, 𝐼𝑓2 = 𝐼𝑓1 , The rest of which is expalined in Section 2.3

Saving the Initial Fault Parameter
𝐼𝑂𝑟𝑖𝑔𝑖𝑛𝑎𝑙 = 𝐼𝑓1

Determine Inverter Current Injection
This value is determined via the algorithm explained in Section 3.3.2

Determine Sequence Fault Currents
𝐼𝑓0 = 𝐼𝑓1 ,

𝐼𝑓1 = 𝐼𝑂𝑟𝑖𝑔𝑖𝑛𝑎𝑙 + 𝐼𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟 − 𝐼𝐿𝑜𝑎𝑑 ,

𝐼𝑓2 = 𝐼𝑓1

Determine the ∆V for Each Bus Using the Current Injection
0
∆𝑉 + = 𝑍𝐵𝑢𝑠1 −(𝐼𝑂𝑟𝑖𝑔𝑖𝑛𝑎𝑙 + 𝐼𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟 − 𝐼𝐿𝑜𝑎𝑑 ) ,
𝐼𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟

∆𝑉 0 𝑎𝑛𝑑 ∆𝑉 − 𝑎𝑟𝑒 𝑑𝑒𝑡𝑒𝑟𝑚𝑖𝑛𝑒𝑑 𝑠𝑜𝑙𝑒𝑙𝑦 𝑏𝑦 𝑡ℎ𝑒 𝑐𝑜𝑛𝑣𝑒𝑛𝑡𝑖𝑜𝑛𝑎𝑙 𝑔𝑒𝑛𝑒𝑟𝑎𝑡𝑜𝑟

Perform Rest of Fault Analysis
This is done as described in Section 2.3.2

Check for Convergence of Bus Voltages
𝑉𝑐𝑢𝑟𝑟𝑒𝑛𝑡 𝑖𝑡𝑒𝑟𝑎𝑡𝑖𝑜𝑛 − 𝑉𝑃𝑟𝑒𝑣𝑖𝑜𝑢𝑠 𝑖𝑡𝑒𝑟𝑎𝑡𝑖𝑜𝑛 < ε 𝑤ℎ𝑒𝑟𝑒 ε = 0.0001
Figure 3.8: Flowchart for the Phase A to Ground Fault
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Initial Fault Analysis For LL Fault
𝐼𝑓0 = 0 ,

𝑃𝑟𝑒𝑓𝑎𝑢𝑙𝑡 𝑉𝑜𝑙𝑡𝑎𝑔𝑒
1 2,2 +𝑍𝑏𝑢𝑠2 (2,2)+𝑍𝑓

𝐼𝑓1 = 𝑍𝑏𝑢𝑠

,

𝐼𝑓2 = −𝐼𝑓1

Saving the Initial Fault Parameter
𝐼𝑂𝑟𝑖𝑔𝑖𝑛𝑎𝑙 = 𝐼𝑓1

Determine Inverter Current Injection
This value is determined via the algorithm explained in Section 3.3.2

Determine Sequence Fault Currents
𝐼𝑓0 = 0 ,

𝐼𝑓1 = 𝐼𝑂𝑟𝑖𝑔𝑖𝑛𝑎𝑙 + 𝐼𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟 − 𝐼𝐿𝑜𝑎𝑑 ,

𝐼𝑓2 = −𝐼𝑓1

Determine the ∆V for Each Bus Using the Current Injection
0
∆𝑉 + = 𝑍𝐵𝑢𝑠1 −(𝐼𝑂𝑟𝑖𝑔𝑖𝑛𝑎𝑙 + 𝐼𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟 − 𝐼𝐿𝑜𝑎𝑑 ) ,
𝐼𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟

∆𝑉 − 𝑖𝑠 𝑑𝑒𝑡𝑒𝑟𝑚𝑖𝑛𝑒𝑑 𝑠𝑜𝑙𝑒𝑙𝑦 𝑏𝑦 𝑡ℎ𝑒 𝑐𝑜𝑛𝑣𝑒𝑛𝑡𝑖𝑜𝑛𝑎𝑙 𝑔𝑒𝑛𝑒𝑟𝑎𝑡𝑜𝑟

Perform Rest of Fault Analysis
This is done as described in Section 2.3.2

Check for Convergence of Bus Voltages
𝑉𝑐𝑢𝑟𝑟𝑒𝑛𝑡 𝑖𝑡𝑒𝑟𝑎𝑡𝑖𝑜𝑛 − 𝑉𝑃𝑟𝑒𝑣𝑖𝑜𝑢𝑠 𝑖𝑡𝑒𝑟𝑎𝑡𝑖𝑜𝑛 < ε 𝑤ℎ𝑒𝑟𝑒 ε = 0.0001
Figure 3.9: Flowchart for the Phase A to Phase B Fault
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Initial Fault Analysis For LLG Fault
𝐼𝑓0 = −𝐼𝑓1 ∗

𝑍𝑏𝑢𝑠1 (2,2)
𝑍𝑏𝑢𝑠0 (2,2)+𝑍𝑏𝑢𝑠1 2,2

, 𝐼𝑓1 =

𝑃𝑟𝑒𝑓𝑎𝑢𝑙𝑡 𝑉𝑜𝑙𝑡𝑎𝑔𝑒
𝑍𝑏𝑢𝑠1 2,2 +𝑍𝑏𝑢𝑠2 2,2 ||(𝑍𝑏𝑢𝑠0 (2,2)+3𝑍𝑓 )

, 𝐼𝑓2 = −𝐼𝑓1 ∗

𝑍𝑏𝑢𝑠0
𝑍𝑏𝑢𝑠0 (2,2)+𝑍𝑏𝑢𝑠1 2,2

Saving the Initial Fault Parameter
𝐼𝑂𝑟𝑖𝑔𝑖𝑛𝑎𝑙 = 𝐼𝑓1

Determine Inverter Current Injection
This value is determined via the algorithm explained in Section 3.3.2

Determine Sequence Fault Currents
𝐼𝑓0 = −𝐼𝑓1 ∗

𝑍𝑏𝑢𝑠1 (2,2)
,
𝑍𝑏𝑢𝑠0 (2,2) + 𝑍𝑏𝑢𝑠1 2,2

𝐼𝑓1 = 𝐼𝑂𝑟𝑖𝑔𝑖𝑛𝑎𝑙 + 𝐼𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟 − 𝐼𝐿𝑜𝑎𝑑 ,

𝐼𝑓2 = −𝐼𝑓1 ∗

𝑍𝑏𝑢𝑠0
𝑍𝑏𝑢𝑠0 (2,2) + 𝑍𝑏𝑢𝑠1 2,2

Determine the ∆V for Each Bus Using the Current Injection
0
∆𝑉 + = 𝑍𝐵𝑢𝑠1 −(𝐼𝑂𝑟𝑖𝑔𝑖𝑛𝑎𝑙 + 𝐼𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟 − 𝐼𝐿𝑜𝑎𝑑 ) ,
𝐼𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟

∆𝑉 0 𝑎𝑛𝑑 ∆𝑉 − 𝑎𝑟𝑒 𝑑𝑒𝑡𝑒𝑟𝑚𝑖𝑛𝑒𝑑 𝑠𝑜𝑙𝑒𝑙𝑦 𝑏𝑦 𝑡ℎ𝑒 𝑐𝑜𝑛𝑣𝑒𝑛𝑡𝑖𝑜𝑛𝑎𝑙 𝑔𝑒𝑛𝑒𝑟𝑎𝑡𝑜𝑟

Perform Rest of Fault Analysis
This is done as described in Section 2.3.2

Check for Convergence of Bus Voltages
𝑉𝑐𝑢𝑟𝑟𝑒𝑛𝑡 𝑖𝑡𝑒𝑟𝑎𝑡𝑖𝑜𝑛 − 𝑉𝑃𝑟𝑒𝑣𝑖𝑜𝑢𝑠 𝑖𝑡𝑒𝑟𝑎𝑡𝑖𝑜𝑛 < ε 𝑤ℎ𝑒𝑟𝑒 ε = 0.0001
Figure 3.10: Flowchart for Phase A to Phase B to Ground Fault
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3.4 – Results
3.4.1 – The Lack of Convergence of the Clemson Inverter

The iterative process outlined in the previous section was first tested on the
tabular data gathered from the inverter developed at Clemson University. However, the
iterative algorithm fails to converge. Table 3.9 showcases the failure to converge over
the course of 15 iterations. The table is structured to show the inverter terminal voltage,
current injection, change in positive sequence voltages, and the difference in voltages
between the current iteration and the previous one. It should be noted that fault
impedance in all the faults presented was 1 Ω.
Further proof of the linearization method described in Section 3.3.2 working can
be seen in the tabular results. Looking at the result of the first iteration in Table 3.9 the
inverter terminal voltage is 0.1788∠9.3°. Referring to Table 3.2 it can be seen that
0.1788 falls between the first two columns. As a result, the angle and current need to be
linearized. The current magnitude and angle are determined by (3.6) and (3.7). This is
because the terminal voltage is closer to the second value and thus the second equation in
the piecewise linear equations of (3.4) and (3.5) must be used. The inverter terminal
voltage in iteration 1 is used to determine the inverter current for iteration 2. Looking at
the second iteration in the table the magnitude is 1.1021 and the angle is 0.7°. The angle
difference between the voltage and the current is 9.2961° − 8.5877° = 0.7083° which is

56

Performing Steady State Fault Analysis in the Phasor Domain using Inverter Based Resources

very close to the value of the inverter current angle calculated in MATLAB and the error
is likely due to rounding errors of hand calculation.

𝐼𝑚𝑎𝑔𝑛𝑖𝑡𝑢𝑑𝑒 = 𝐼𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐) − |𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐) − |𝑉𝑖𝑛𝑣 || ∗

= 1.1039 − |0.2190 − 0.1788| ∗

𝐼𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐 − 1) − 𝐼𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐)
𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐 − 1) − 𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐)

1.0984 − 1.1039
= 1.1021
0.0990 − 0.2190

𝐴𝑛𝑔𝑙𝑒 𝐷𝑖𝑓𝑓𝑒𝑟𝑒𝑛𝑡𝑖𝑎𝑙 = 𝐴𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐) − |𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐) − |𝑉𝑖𝑛𝑣 || ∗

= −21.6189 − |0.2190 − 0.1788| ∗

(3.6)

𝐴𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐 − 1) − 𝐴𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐)
𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐 − 1) − 𝑉𝑡𝑎𝑏𝑙𝑒 (𝐿𝑜𝑐)

(3.7)

68.5502−− 21.6189
= 8.5877°
0.0990 − 0.2190

However, the calculations described perform as intended only if the inverter’s
fault response follows relative linearity. This is not the case as proven in Section 3.2.1. It
can clearly be seen in Table 3.9 that the total phase fault currents bounce between three
values, seen explicitly in iteration 4, 5, and 6 which then repeats for the remaining
iterations. This non-convergence is due to the non-linearity of the fault response at low
fault impedances in conjunction with the lack of FRT capabilities of the inverter.
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Table 3.9: Non-convergence of Iterative Process using Clemson Inverter (ABCG)
Iteration:
Inverter Terminal Voltage (pu)
Inverter Current (pu)
Total Phase
Fault Current (Amps)
Bus 1: ∆V+ (pu)
Fault Bus: ∆V+ (pu)
Bus 1: ∆V+ (pu)
Bus 1: Post Fault Voltage (pu)
Fault Bus: Post Fault Voltage (pu)
Bus 2: Post Fault Voltage (pu)
T1LV Iterative Difference (pu)
T1HV Iterative Difference (pu)
Fault V Iterative Difference (pu)
T2HV Iterative Difference (pu)
T2LV Iterative Difference (pu)
Iteration:
Inverter Terminal Voltage (pu)
Inverter Current (pu)
Total Phase
Fault Current (Amps)
Bus 1: ∆V+ (pu)
Fault Bus: ∆V+ (pu)
Bus 1: ∆V+ (pu)
Bus 1: Post Fault Voltage (pu)
Fault Bus: Post Fault Voltage (pu)
Bus 2: Post Fault Voltage (pu)
T1LV Iterative Difference (pu)
T1HV Iterative Difference (pu)
Fault V Iterative Difference (pu)
T2HV Iterative Difference (pu)
T2LV Iterative Difference (pu)
Iteration:
Inverter Terminal Voltage (pu)
Inverter Current (pu)
Total Phase
Fault Current (Amps)
Bus 1: ∆V+ (pu)
Fault Bus: ∆V+ (pu)
Bus 1: ∆V+ (pu)
Bus 1: Post Fault Voltage (pu)
Fault Bus: Post Fault Voltage (pu)
Bus 2: Post Fault Voltage (pu)
T1LV Iterative Difference (pu)
T1HV Iterative Difference (pu)
Fault V Iterative Difference (pu)
T2HV Iterative Difference (pu)
T2LV Iterative Difference (pu)

1
0.1788 < 9.2961
1.0984 < -54.6928
1096.7594 < -78.8120
1096.7594 < 161.1880
1096.7594 < 41.1880
0.6814 < -179.4042
0.9937 < 174.7258
0.8167 < 168.6605
0.3431 < -13.1011
0.0124 < -53.5487
0.1788 < 9.2961
0.6153 < 25.8179
0.3431 < -13.1011
0.0124 < -53.5487
0.1788 < 9.2961
0.2816 < 19.1445

2
0.1668 < 32.2718
1.1021 < 0.6722
909.8274 < -68.7262
909.8274 < 171.2738
909.8274 < 51.2738
0.6641 < -179.2082
0.9684 < 174.9218
0.8648 < 165.2087
0.3605 < -12.7973
0.0359 < -25.7476
0.1668 < 32.2718
0.0105 < 23.0738
0.0175 < -6.8449
0.0256 < -12.7149
0.0698 < 120.4354
0.1655 < 139.7528

6
0.1581 < 37.5720
1.1012 < 13.9372
847.8431 < -67.6858
847.8431 < 172.3142
847.8431 < 52.3142
0.6602 < -179.3805
0.9627 < 174.7495
0.8819 < 165.0108
0.3638 < -12.3495
0.0404 < -19.0552
0.1581 < 37.5720
0.0007 < 63.1407
0.0012 < 33.2220
0.0017 < 27.3520
0.0046 < 160.5023
0.0109 < 179.8197

7
8
0.1785 < 19.1966
0.1607 < 36.1620
1.0984 < -30.9783
1.1021 < 10.3519
1034.3383 < -73.7164 864.9884 < -67.8816
1034.3383 < 166.2836 864.9884 < 172.1184
1034.3383 < 46.2836 864.9884 < 52.1184
0.6743 < -179.1461
0.6612 < -179.3253
0.9833 < 174.9839
0.9642 < 174.8047
0.8307 < 166.7512
0.8772 < 165.0353
0.3507 < -13.3076
0.3630 < -12.4827
0.0231 < -41.5348
0.0393 < -20.8772
0.1785 < 19.1966
0.1607 < 36.1620
0.0086 < -138.4330
0.0080 < 39.7014
0.0144 < -168.3516
0.0133 < 9.7828
0.0210 < -174.2216
0.0194 < 3.9128
0.0574 < -41.0714
0.0530 < 137.0630
0.1360 < -21.7540
0.1257 < 156.3804

9
0.1581 < 37.5761
1.1012 < 13.9477
847.7932 < -67.6853
847.7932 < 172.3147
847.7932 < 52.3147
0.6602 < -179.3806
0.9627 < 174.7494
0.8819 < 165.0108
0.3638 < -12.3491
0.0404 < -19.0499
0.1581 < 37.5761
0.0007 < 63.0849
0.0012 < 33.1663
0.0017 < 27.2963
0.0047 < 160.4465
0.0112 < 179.7639

10
0.1785 < 19.1983
1.0984 < -30.9741
1034.3245 < -73.7156
1034.3245 < 166.2844
1034.3245 < 46.2844
0.6743 < -179.1461
0.9833 < 174.9839
0.8307 < 166.7509
0.3507 < -13.3076
0.0231 < -41.5327
0.1785 < 19.1983
0.0086 < -138.4258
0.0144 < -168.3444
0.0210 < -174.2144
0.0574 < -41.0642
0.1360 < -21.7468

11
0.1607 < 36.1625
1.1021 < 10.3531
864.9827 < -67.8815
864.9827 < 172.1185
864.9827 < 52.1185
0.6612 < -179.3253
0.9642 < 174.8047
0.8772 < 165.0353
0.3630 < -12.4826
0.0393 < -20.8766
0.1607 < 36.1625
0.0080 < 39.7041
0.0133 < 9.7854
0.0194 < 3.9154
0.0530 < 137.0657
0.1257 < 156.3831

12
13
14
0.1581 < 37.5761
0.1785 < 19.1983
0.1607 < 36.1625
1.1012 < 13.9476
1.0984 < -30.9741
1.1021 < 10.3531
847.7939 < -67.6853 1034.3247 < -73.7156 864.9828 < -67.8815
847.7939 < 172.3147 1034.3247 < 166.2844 864.9828 < 172.1185
847.7939 < 52.3147 1034.3247 < 46.2844 864.9828 < 52.1185
0.6602 < -179.3806
0.6743 < -179.1461
0.6612 < -179.3253
0.9627 < 174.7494
0.9833 < 174.9839
0.9642 < 174.8047
0.8819 < 165.0108
0.8307 < 166.7510
0.8772 < 165.0353
0.3638 < -12.3491
0.3507 < -13.3076
0.3630 < -12.4826
0.0404 < -19.0500
0.0231 < -41.5327
0.0393 < -20.8766
0.1581 < 37.5761
0.1785 < 19.1983
0.1607 < 36.1625
0.0007 < 63.0857
0.0086 < -138.4259
0.0080 < 39.7040
0.0012 < 33.1671
0.0144 < -168.3445
0.0133 < 9.7854
0.0017 < 27.2971
0.0210 < -174.2145
0.0194 < 3.9154
0.0047 < 160.4473
0.0574 < -41.0643
0.0530 < 137.0656
0.0112 < 179.7647
0.1360 < -21.7469
0.1257 < 156.3831

15
0.1581 < 37.5761
1.1012 < 13.9476
847.7939 < -67.6853
847.7939 < 172.3147
847.7939 < 52.3147
0.6602 < -179.3806
0.9627 < 174.7494
0.8819 < 165.0108
0.3638 < -12.3491
0.0404 < -19.0500
0.1581 < 37.5761
0.0007 < 63.0857
0.0012 < 33.1671
0.0017 < 27.2971
0.0047 < 160.4473
0.0112 < 179.7647

3
4
0.1575 < 37.8666
0.1784 < 19.3194
1.1015 < 14.6748
1.0984 < -30.6836
844.3525 < -67.6486 1033.3716 < -73.6587
844.3525 < 172.3514 1033.3716 < 166.3413
844.3525 < 52.3514 1033.3716 < 46.3413
0.6600 < -179.3919
0.6742 < -179.1445
0.9624 < 174.7381
0.9832 < 174.9855
0.8828 < 165.0062
0.8310 < 166.7309
0.3640 < -12.3220
0.3508 < -13.3068
0.0407 < -18.6913
0.0232 < -41.3864
0.1575 < 37.8666
0.1784 < 19.3194
0.0028 < 58.0528
0.0087 < -137.9325
0.0046 < 28.1342
0.0146 < -167.8511
0.0067 < 22.2642
0.0212 < -173.7211
0.0183 < 155.4144
0.0579 < -40.5709
0.0435 < 174.7318
0.1373 < -21.2535

5
0.1606 < 36.1957
1.1021 < 10.4367
864.5872 < -67.8761
864.5872 < 172.1239
864.5872 < 52.1239
0.6611 < -179.3265
0.9641 < 174.8035
0.8773 < 165.0344
0.3630 < -12.4797
0.0393 < -20.8345
0.1606 < 36.1957
0.0080 < 39.8899
0.0133 < 9.9713
0.0193 < 4.1013
0.0528 < 137.2515
0.1251 < 156.5689

3.4.2 – Non-convergence of the Blackbox model
The iterative process was also tested on the tabular data provided in [9] which was
discussed previously in this chapter and is shown in Table 3.1. It can clearly be seen that
there is a non-convergence in the three-phase to ground fault seen in Table 3.10. Only 10
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iterations are displayed but there is a pattern that begins to show itself after the 4th
iteration. In the 5th iteration the fault current is 1.2243∠-92.8° and in the 6th iteration the
fault current is 1.2188∠130.1°. One value causes the other to be calculated in the
following iteration causing the algorithm to spiral into a loop. This is likely due to the
lack of FRT discussed in Section 3.2

Table 3.10: Non-convergence of Iterative Process using Blackbox Inverter (Table 3.1)
Iteration:
Inverter Terminal Voltage (pu)
Inverter Current (pu)
Total Phase
Fault Current (Amps)
Bus 1: ∆V+ (pu)
Fault Bus: ∆V+ (pu)
Bus 1: ∆V+ (pu)
Bus 1: Post Fault Voltage (pu)
Fault Bus: Post Fault Voltage (pu)
Bus 2: Post Fault Voltage (pu)
T1LV Iterative Difference (pu)
T1HV Iterative Difference (pu)
Fault V Iterative Difference (pu)
T2HV Iterative Difference (pu)
T2LV Iterative Difference (pu)
Iteration:
Inverter Terminal Voltage (pu)
Inverter Current (pu)
Total Phase
Fault Current (Amps)
Bus 1: ∆V+ (pu)
Fault Bus: ∆V+ (pu)
Bus 1: ∆V+ (pu)
Bus 1: Post Fault Voltage (pu)
Fault Bus: Post Fault Voltage (pu)
Bus 2: Post Fault Voltage (pu)
T1LV Iterative Difference (pu)
T1HV Iterative Difference (pu)
Fault V Iterative Difference (pu)
T2HV Iterative Difference (pu)
T2LV Iterative Difference (pu)

1
0.0922 < 63.3027
1.2159 < 78.7311
563.0450 < -78.4138
563.0450 < 161.5862
563.0450 < 41.5862
0.6503 < 178.9632
0.9483 < 173.0932
0.9599 < 167.1155
0.3701 < -9.1591
0.0569 < 12.9359
0.0922 < 63.3027
0.6333 < 26.9595
0.3701 < -9.1591
0.0569 < 12.9359
0.0922 < 63.3027
0.1316 < 126.2608

2
0.0245 < 39.4650
1.2172 < 128.9125
628.4136 < -102.7207
628.4136 < 137.2793
628.4136 < 17.2793
0.6606 < 177.7075
0.9634 < 171.8375
0.9695 < 171.2625
0.3582 < -7.0963
0.0560 < 39.3630
0.0245 < 39.4650
0.0106 < 154.0200
0.0177 < 124.1013
0.0258 < 118.2313
0.0705 < -108.6184
0.1670 < -89.3010

3
0.0682 < 66.8169
1.2243 < 95.6121
545.3591 < -87.5487
545.3591 < 152.4513
545.3591 < 32.4513
0.6521 < 178.4473
0.9510 < 172.5773
0.9700 < 168.4395
0.3675 < -8.2928
0.0580 < 21.8148
0.0682 < 66.8169
0.0072 < -16.9162
0.0120 < -46.8349
0.0175 < -52.7049
0.0478 < 80.4454
0.1132 < 99.7628

4
0.0236 < 36.6420
1.2191 < 129.9187
632.3611 < -103.0583
632.3611 < 136.9417
632.3611 < 16.9417
0.6609 < 177.6901
0.9638 < 171.8201
0.9692 < 171.3477
0.3579 < -7.0684
0.0559 < 39.9065
0.0236 < 36.6420
0.0074 < 163.4261
0.0124 < 133.5075
0.0180 < 127.6375
0.0492 < -99.2123
0.1166 < -79.8948

5
0.0723 < 66.5329
1.2243 < 92.7891
545.1076 < -85.9581
545.1076 < 154.0419
545.1076 < 34.0419
0.6517 < 178.5290
0.9503 < 172.6590
0.9688 < 168.2061
0.3681 < -8.4282
0.0580 < 20.3249
0.0723 < 66.5329
0.0080 < -18.0175
0.0133 < -47.9361
0.0195 < -53.8061
0.0531 < 79.3441
0.1259 < 98.6615

6
0.0236 < 36.1670
1.2188 < 130.0640
633.0307 < -103.0937
633.0307 < 136.9063
633.0307 < 16.9063
0.6610 < 177.6884
0.9639 < 171.8184
0.9691 < 171.3593
0.3578 < -7.0660
0.0558 < 39.9813
0.0236 < 36.1670
0.0080 < 162.0761
0.0134 < 132.1575
0.0195 < 126.2875
0.0533 < -100.5623
0.1264 < -81.2449

7
0.0730 < 66.4727
1.2243 < 92.3141
545.1800 < -85.6905
545.1800 < 154.3095
545.1800 < 34.3095
0.6516 < 178.5430
0.9502 < 172.6730
0.9686 < 168.1671
0.3681 < -8.4513
0.0579 < 20.0742
0.0730 < 66.4727
0.0081 < -18.1666
0.0136 < -48.0852
0.0198 < -53.9552
0.0540 < 79.1950
0.1279 < 98.5124

8
0.0236 < 36.1260
1.2187 < 130.0758
633.0895 < -103.0960
633.0895 < 136.9040
633.0895 < 16.9040
0.6610 < 177.6883
0.9639 < 171.8183
0.9691 < 171.3602
0.3578 < -7.0658
0.0558 < 39.9872
0.0236 < 36.1260
0.0081 < 161.8429
0.0136 < 131.9243
0.0198 < 126.0543
0.0540 < -100.7955
0.1280 < -81.4781

9
0.0730 < 66.4673
1.2243 < 92.2731
545.1878 < -85.6674
545.1878 < 154.3326
545.1878 < 34.3326
0.6516 < 178.5442
0.9502 < 172.6742
0.9686 < 168.1637
0.3682 < -8.4533
0.0579 < 20.0525
0.0730 < 66.4673
0.0081 < -18.1780
0.0136 < -48.0967
0.0198 < -53.9667
0.0540 < 79.1836
0.1281 < 98.5010

10
0.0236 < 36.1229
1.2187 < 130.0766
633.0939 < -103.0962
633.0939 < 136.9038
633.0939 < 16.9038
0.6610 < 177.6883
0.9639 < 171.8183
0.9691 < 171.3603
0.3578 < -7.0658
0.0558 < 39.9876
0.0236 < 36.1229
0.0081 < 161.8227
0.0136 < 131.9041
0.0198 < 126.0341
0.0540 < -100.8157
0.1281 < -81.4983
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3.4.3 – Convergence of Siemens-Gamesa Table
The Siemens-Gamesa table (Table 3.8) was put to the test in the iterative method
and produced results which can be seen in Table 3.11, Table 3.12, Table 3.13, and
Table 3.14. Overall, when the control logic utilized in Siemens inverters is used then
convergence of the proposed algorithm can be achieved.
Table 3.11 shows how the algorithm behaves in a three-phase to ground fault
scenario. This particular fault takes 9 iterations to converge which is considerably more
iterations than required for the other three faults. The overall fault current converges at
approximately 1125∠-89.29° A.
When comparing the convergent fault current to the fault seen in Table 2.8 it can
be seen that the phase A fault current calculated from the iterative method is reasonably
close (~10% higher). The fault current in Table 2.8 was measured from the Clemson
model and the difference in values can probably be attributed to how the inverter was
loaded. The Clemson model wasn’t loaded at unity PF pre-fault whereas the SiemensGamesa table is assumed to be at unity PF in a pre-fault scenario. This is not an accurate
assessment for the veracity of the iterative method of calculation but is an interesting
comparison, nonetheless.
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Table 3.11: Convergence of Iterative Process using Siemen's Gamesa Table (Table 3.8) (ABCG)
Iteration:
Inverter Terminal Voltage (pu)
Inverter Current (pu)
Total Phase
Fault Current (Amps)
Bus 1: ∆V+ (pu)
Fault Bus: ∆V+ (pu)
Bus 1: ∆V+ (pu)
Bus 1: Post Fault Voltage (pu)
Fault Bus: Post Fault Voltage (pu)
Bus 2: Post Fault Voltage (pu)
T1LV Iterative Difference (pu)
T1HV Iterative Difference (pu)
Fault V Iterative Difference (pu)
T2HV Iterative Difference (pu)
T2LV Iterative Difference (pu)
Iteration:
Inverter Terminal Voltage (pu)
Inverter Current (pu)
Total Phase
Fault Current (Amps)
Bus 1: ∆V+ (pu)
Fault Bus: ∆V+ (pu)
Bus 1: ∆V+ (pu)
Bus 1: Post Fault Voltage (pu)
Fault Bus: Post Fault Voltage (pu)
Bus 2: Post Fault Voltage (pu)
T1LV Iterative Difference (pu)
T1HV Iterative Difference (pu)
Fault V Iterative Difference (pu)
T2HV Iterative Difference (pu)
T2LV Iterative Difference (pu)

1
0.1727 < 0.3919
1.1000 < -76.1426
1125.3595 < -83.9006
1125.3595 < 156.0994
1125.3595 < 36.0994
0.6864 < -179.8218
1.0009 < 174.3082
0.8153 < 170.6201
0.3371 < -12.4732
0.0022 < -66.7793
0.1727 < 0.3919
0.6121 < 26.0752
0.3371 < -12.4732
0.0022 < -66.7793
0.1727 < 0.3919
0.2809 < 5.6241

2
0.1659 < -5.1016
1.1000 < -89.6081
1128.5525 < -87.1910
1128.5525 < 152.8090
1128.5525 < 32.8090
0.6884 < 179.8509
1.0039 < 173.9809
0.8203 < 171.8036
0.3343 < -11.8916
0.0043 < 110.7614
0.1659 < -5.1016
0.0027 < 147.3889
0.0044 < 117.4702
0.0065 < 111.6002
0.0176 < -115.2495
0.0417 < -95.9321

3
0.1624 < -7.3096
1.1000 < -95.1016
1126.4679 < -88.5338
1126.4679 < 151.4662
1126.4679 < 31.4662
0.6890 < 179.7079
1.0047 < 173.8379
0.8236 < 172.2517
0.3334 < -11.6220
0.0069 < 107.4556
0.1624 < -7.3096
0.0011 < 137.9094
0.0018 < 107.9908
0.0026 < 102.1208
0.0072 < -124.7290
0.0171 < -105.4116

4
0.1610 < -8.1905
1.1000 < -97.3096
1125.0897 < -89.0716
1125.0897 < 150.9284
1125.0897 < 30.9284
0.6892 < 179.6494
1.0050 < 173.7794
0.8251 < 172.4244
0.3331 < -11.5093
0.0079 < 106.2308
0.1610 < -8.1905
0.0004 < 134.0587
0.0007 < 104.1400
0.0011 < 98.2700
0.0029 < -128.5797
0.0069 < -109.2623

5
0.1603 < -8.5407
1.1000 < -98.1905
1124.4538 < -89.2857
1124.4538 < 150.7143
1124.4538 < 30.7143
0.6892 < 179.6258
1.0051 < 173.7558
0.8257 < 172.4919
0.3330 < -11.4638
0.0083 < 105.7507
0.1603 < -8.5407
0.0002 < 132.5142
0.0003 < 102.5956
0.0004 < 96.7256
0.0012 < -130.1242
0.0027 < -110.8068

6
0.1601 < -8.6797
1.1000 < -98.5407
1124.1873 < -89.3708
1124.1873 < 150.6292
1124.1873 < 30.6292
0.6893 < 179.6165
1.0051 < 173.7465
0.8259 < 172.5186
0.3329 < -11.4455
0.0085 < 105.5609
0.1601 < -8.6797
0.0001 < 131.8987
0.0001 < 101.9800
0.0002 < 96.1100
0.0005 < -130.7397
0.0011 < -111.4223

7
0.1600 < -8.7349
1.1000 < -98.6797
1124.0794 < -89.4046
1124.0794 < 150.5954
1124.0794 < 30.5954
0.6893 < 179.6128
1.0051 < 173.7428
0.8260 < 172.5291
0.3329 < -11.4383
0.0086 < 105.4857
0.1600 < -8.7349
0.0000 < 131.6541
0.0000 < 101.7354
0.0001 < 95.8654
0.0002 < -130.9843
0.0004 < -111.6669

8
0.1600 < -8.7568
1.1000 < -98.7349
1124.0362 < -89.4180
1124.0362 < 150.5820
1124.0362 < 30.5820
0.6893 < 179.6113
1.0051 < 173.7413
0.8261 < 172.5333
0.3329 < -11.4354
0.0086 < 105.4559
0.1600 < -8.7568
0.0000 < 131.5569
0.0000 < 101.6383
0.0000 < 95.7683
0.0001 < -131.0815
0.0002 < -111.7640

9
0.1600 < -8.7655
1.1000 < -98.7568
1124.0190 < -89.4233
1124.0190 < 150.5767
1124.0190 < 30.5767
0.6893 < 179.6107
1.0052 < 173.7407
0.8261 < 172.5349
0.3329 < -11.4343
0.0086 < 105.4441
0.1600 < -8.7655
0.0000 < 131.5184
0.0000 < 101.5998
0.0000 < 95.7298
0.0000 < -131.1200
0.0001 < -111.8026

10
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000

Table 3.12 shows how the algorithm behaves in a Phase A to ground fault
scenario. This fault-case requires 3 iterations to converge which is considerably less than
the three-phase to ground fault. The overall fault current converges at approximately
750∠-50.85° A.
The fault current is significantly different when compared to what is seen in
Table 2.8 (~25% lower). This is likely due to the difference in the power factor of the
inverters.
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Table 3.12: Convergence of Iterative Process using Siemen's Gamesa Table (Table 3.8) (SLGF)
Iteration:
Inverter Terminal Voltage (pu)
Inverter Current (pu)
Total Phase
Fault Current (Amps)
Bus 1: ∆V+ (pu)
Fault Bus: ∆V+ (pu)
Bus 1: ∆V+ (pu)
Bus 1: Post Fault Voltage (pu)
Fault Bus: Post Fault Voltage (pu)
Bus 2: Post Fault Voltage (pu)
T1LV Iterative Difference (pu)
T1HV Iterative Difference (pu)
Fault V Iterative Difference (pu)
T2HV Iterative Difference (pu)
T2LV Iterative Difference (pu)

1
0.8152 < -3.0889
1.1000 < -33.0069
818.7985 < -60.4481
0.0000 < 56.3099
0.0000 < 59.1151
0.1833 < -178.4442
0.2674 < 175.6858
0.1853 < 151.7189
0.8357 < -5.1940
0.7348 < -6.3433
0.8152 < -3.0889
0.9135 < 27.2372
0.8357 < -5.1940
0.7348 < -6.3433
0.8152 < -3.0889
0.8753 < 3.1646

2
0.8080 < -2.2896
1.1000 < -22.7629
750.1633 < -50.8781
0.0000 < 53.1301
0.0000 < 48.3665
0.1800 < -178.2746
0.2625 < 175.8554
0.1968 < 149.6499
0.8391 < -5.2034
0.7396 < -6.3902
0.8080 < -2.2896
0.0020 < 22.3794
0.0034 < -7.5393
0.0049 < -13.4093
0.0134 < 119.7410
0.0318 < 139.0584

3
0.8080 < -2.2882
1.1000 < -22.7440
750.0313 < -50.8524
0.0000 < 53.1301
0.0000 < 66.0375
0.1800 < -178.2745
0.2625 < 175.8555
0.1968 < 149.6469
0.8391 < -5.2034
0.7396 < -6.3902
0.8080 < -2.2882
0.0000 < 27.5108
0.0000 < -2.4079
0.0000 < -8.2779
0.0000 < 124.8724
0.0001 < 144.1898

4
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000

5
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000

Table 3.13 shows how the algorithm behaves in a Phase A to Phase B fault
scenario. This fault-case requires 4 iterations to converge which is considerably less than
the first fault. The overall fault current converges at approximately 1061∠-53.94° A. This
is a more reasonable contrast when compared to what is seen in Table 2.8 (~10% higher).
This is likely due to the difference in the power factor of the inverters.

Table 3.13: Convergence of Iterative Process using Siemen's Gamesa Table (Table 3.8) (LLF)
Iteration:
Inverter Terminal Voltage (pu)
Inverter Current (pu)
Total Phase
Fault Current (Amps)
Bus 1: ∆V+ (pu)
Fault Bus: ∆V+ (pu)
Bus 1: ∆V+ (pu)
Bus 1: Post Fault Voltage (pu)
Fault Bus: Post Fault Voltage (pu)
Bus 2: Post Fault Voltage (pu)
T1LV Iterative Difference (pu)
T1HV Iterative Difference (pu)
Fault V Iterative Difference (pu)
T2HV Iterative Difference (pu)
T2LV Iterative Difference (pu)

1
1.2272 < -22.9909
1.0000 < -25.6848
1043.1192 < -54.4954
1043.1192 < 125.5046
0.0000 < 56.3099
0.3132 < -68.2282
0.4568 < -74.0982
0.3796 < -66.3034
1.1881 < -17.7177
1.2455 < -25.7248
1.2272 < -22.9909
1.1129 < 18.8209
1.1881 < -17.7177
1.2455 < -25.7248
1.2272 < -22.9909
1.2360 < -18.3553

2
1.2246 < -22.9075
1.0000 < -22.9909
1060.8776 < -53.9559
1060.8776 < 126.0441
0.0000 < 53.1301
0.3136 < -68.0954
0.4573 < -73.9654
0.3765 < -66.3848
1.1889 < -17.7085
1.2466 < -25.7100
1.2246 < -22.9075
0.0005 < 25.9264
0.0008 < -3.9922
0.0012 < -9.8622
0.0032 < 123.2880
0.0076 < 142.6054
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3
1.2245 < -22.9050
1.0000 < -22.9075
1061.4332 < -53.9382
1061.4332 < 126.0618
0.0000 < 53.1301
0.3136 < -68.0913
0.4573 < -73.9613
0.3764 < -66.3878
1.1889 < -17.7082
1.2466 < -25.7095
1.2245 < -22.9050
0.0000 < 27.3150
0.0000 < -2.6036
0.0000 < -8.4736
0.0001 < 124.6766
0.0002 < 143.9941

4
1.2245 < -22.9049
1.0000 < -22.9050
1061.4498 < -53.9376
1061.4498 < 126.0624
0.0000 < 0.0000
0.3136 < -68.0911
0.4573 < -73.9611
0.3764 < -66.3878
1.1889 < -17.7082
1.2466 < -25.7095
1.2245 < -22.9049
0.0000 < 27.3580
0.0000 < -2.5607
0.0000 < -8.4307
0.0000 < 124.7196
0.0000 < 144.0370

5
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
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Table 3.14 shows how the algorithm behaves in a Phase A to Phase B to ground
fault scenario. This fault only takes 4 iterations to converge which is considerably less
than the first fault. The overall fault current converges at approximately 1144∠-75.71° A.
This is a more reasonable contrast when compared to what is seen in Table 2.8 (~10%
higher). This is likely due to the difference in the power factor of the inverters.

Table 3.14: Convergence of Iterative Process using Siemen's Gamesa Table (Table 3.8) (LLGF)
Iteration:
Inverter Terminal Voltage (pu)
Inverter Current (pu)
Total Phase
Fault Current (Amps)
Bus 1: ∆V+ (pu)
Fault Bus: ∆V+ (pu)
Bus 1: ∆V+ (pu)
Bus 1: Post Fault Voltage (pu)
Fault Bus: Post Fault Voltage (pu)
Bus 2: Post Fault Voltage (pu)
T1LV Iterative Difference (pu)
T1HV Iterative Difference (pu)
Fault V Iterative Difference (pu)
T2HV Iterative Difference (pu)
T2LV Iterative Difference (pu)

1
1.3386 < -26.8333
1.0000 < -29.3029
1128.8995 < -76.0455
1129.2967 < 151.0460
0.0000 < 56.3099
0.4128 < -64.6764
0.6020 < -70.5464
0.5201 < -65.3068
1.2721 < -20.4209
1.3716 < -29.1913
1.3386 < -26.8333
1.1587 < 16.7708
1.2721 < -20.4209
1.3716 < -29.1913
1.3386 < -26.8333
1.3466 < -22.5785

2
1.3361 < -26.7634
1.0000 < -26.8333
1143.7939 < -75.7194
1144.1963 < 151.3721
0.0000 < 53.1301
0.4132 < -64.5904
0.6026 < -70.4604
0.5171 < -65.3344
1.2728 < -20.4136
1.3726 < -29.1792
1.3361 < -26.7634
0.0004 < 22.1961
0.0007 < -7.7225
0.0011 < -13.5925
0.0029 < 119.5577
0.0070 < 138.8751

3
1.3360 < -26.7615
1.0000 < -26.7634
1144.2219 < -75.7095
1144.6245 < 151.3820
0.0000 < 53.1301
0.4133 < -64.5880
0.6026 < -70.4580
0.5171 < -65.3354
1.2728 < -20.4133
1.3726 < -29.1789
1.3360 < -26.7615
0.0000 < 23.4659
0.0000 < -6.4528
0.0000 < -12.3228
0.0001 < 120.8275
0.0002 < 140.1449

4
1.3360 < -26.7615
1.0000 < -26.7615
1144.2336 < -75.7092
1144.6362 < 151.3823
0.0000 < 0.0000
0.4133 < -64.5879
0.6026 < -70.4579
0.5171 < -65.3354
1.2728 < -20.4133
1.3726 < -29.1789
1.3360 < -26.7615
0.0000 < 23.5018
0.0000 < -6.4169
0.0000 < -12.2869
0.0000 < 120.8634
0.0000 < 140.1808

5
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000
0.0000 < 0.0000

3.5 – Summary
The goal of this chapter was to discuss how tabular data was collected from an
inverter in a time-domain modelling software. It also shows how a collected table could
be utilized within an iterative algorithm to determine the current from an inverter in a
faulted scenario in the phasor-domain. Initially the tables gathered from the inverter
developed at Clemson University was intended for use, but after issues with their fault
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response and the lack of FRT capability was seen it was deemed to be unsuitable for the
purpose. Another attempt after the implementation of the FRT feature would be prudent.
As a result of the issues with the Clemson inverter a realistic table was developed
based on the logic used by Siemens-Gamesa inverters. This was used to demonstrate the
capabilities of the iterative algorithm described in detail in previous sections. The results
of applying this table to the algorithm were displayed and discussed and it is apparent
that the iterative algorithm works as intended and can be used for further studies.
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Chapter 4
Observations, Conclusions and Future Work
4.1 – Optimized and Automated Table Collection

Table collection proved to be a tedious process. The end goal was to get a residual
voltage at the inverter terminals at approximately a decile value (0.0, 0.1, 0.2, etc.). Then
44 simulations were run (4 types of faults at 11 different fault resistances). Then the
voltage at the inverter terminal was inspected and an adjustment was made to the fault
resistance.
If a lower terminal voltage is desired then the fault impedance is decreased and if
a higher terminal voltage is desired, then the fault resistance is increased. For example,
assume a terminal voltage of 0.64 p.u. was measured and the fault resistance was 200 Ω
and the desired voltage was 0.60 p.u. then the fault resistance would be lowered to 180 Ω
and measured again.
The logic behind this process is simple and a script could be developed to
automate this process. At end of each set of simulations the script would read the residual
voltage levels and compare them to the ideal voltage levels. Then, depending on whether
the voltage needs to be increased or decreased, the fault resistance would be changed.
This process would be repeated until convergence within a tolerance is achieved.
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It should be mentioned that in practice, this task is accomplished by the inverter
manufacturer and the user simply gets the tables. However, for researchers the suggested
automated approach for their inverter model would save time, if such a script is made
available in the public domain.

4.2 – Develop a Uniform Standard System for Table Gathering

A standard system, modelled in PSCAD, should be developed for the sole purpose
of gathering tables. This standardized system could be given to inverter manufacturers to
test their new inverters and gather tables to be provided to utilities or commercial phasordomain software developers. This standard system would have to be tested for its veracity
by comparing the tabular results collected to actual fault response of an inverter.
A standard system paired with the automated table gathering described in the
previous section would create less of a burden placed on the inverter manufacturers and
encourage them to provide these tables. Streamlining the process for table gathering
would allow utilities and phasor-domain software developers access to more commercial
inverters’ fault response.

4.3 – Testing with Varying Levels of IBR Penetration

It would be desirable to test the capabilities and accuracy of the iterative method
with differing levels of renewable penetration. To do this, an inverter with a desirable
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fault response is required. This would be tested on a system like what was presented in
this report. This inverter’s current rating would be increased to make up an increasing
amount of the generation portfolio (10%, 20%, 30%, etc.) and new tables would be
developed. The tables would then be used in the iterative algorithm to see if convergence
is achieved and how accurate the converged fault parameters are when compared to the
simulated values from the EMTP.
Ultimately, this would lead to the implementation of grid forming inverters for
instances where IBR penetration reaches over 80% and up to 100%. This would require
the implementation of negative sequence tables into the iterative method and test their
effects on convergence and accuracy.

4.4 – Implementation into Phasor-Domain Software
Ideally, the iterative method would be tested on many different types of inverters
with different control methodology. Ultimately, this iterative process could be improved
upon and be implemented in phasor-domain software. This would allow utilities across
the world to perform steady state and transient fault analysis with high renewable
penetration on their respective grids. The ability to do this is imperative as more
developed nations move towards large renewable portfolios. This is seen especially in
Europe and in certain states in the USA.
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4.5 – Conclusions

The research presented in this document showcases the ability to linearize the
fault response of an inverter by treating it as a voltage dependent current source so that
it’s fault contribution can be calculated in phasor-domain software.
A base system was developed and modelled in PSCAD to compare the simulated
values in a faulted state to the traditional fault calculations. After the veracity of this
model was verified then an inverter developed at Clemson University was added. The
simulated fault values were inspected to ensure that inverter was working as intended by
supplying only positive sequence at its current limit.
After the test case was verified the inverter was used to collect tabular data to see
its fault response at specific inverter terminal voltages. These fault currents allowed the
inverter to be implemented in linear calculations as a voltage dependent current source.
Issues were discovered with the Clemson inverter and as a result another inverter model
provided by Siemens was used to develop the tables. It was discovered that the iterative
method of calculating the faulted state of a system with inverters could be achieved under
the right conditions. This also brings out an important aspect from the user-perspective –
if the tabular data does not yield convergence, the only other way is to analyze the system
is in the time domain, using generic models proposed in [9].
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This research hopefully opens the door for future work to be done in the field of
steady state fault analysis so that utilities can continue to increase their renewable
portfolio while the grid remains resilient and reliable.
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